

# RFM66 ISM TRANSCEIVER MODULE V1.0

# 868 & 915MHz Ultra Low Power High Link Budget Integrated UHF Transceiver


#### **GENERAL DESCRIPTION**

The RFM66 is a fully integrated ISM band transceiver optimized for use in the (EN 300 220-1) 868 MHz band in Europe and the (FCC Part 15) 915 MHz band in the US with a minimum of external components. It offers a combination of high link budget and low current consumption in all operating modes. The 143 dB link budget is achieved by a low noise CMOS receiver front end and up to +20 dBm of transmit output power. A pair of internal power amplifiers are provided permitting either fully regulated - for constant RF performance, or direct supply connection - for optimal efficiency. This makes RFM66 ideal for either M2M applications powered by alkaline battery chemistries or long battery life metering applications using Lithium battery chemistries.

The Low-IF architecture of the RFM66 sees fast transceiver start times and demodulation predicated towards low modulation index and gaussian filtered spectrally efficient modulation formats.



- +20 dBm 100 mW Constant RF output vs. Vsupply
- +14 dBm high efficiency PA
- Programmable bit rate up to 300kbps
- High Sensitivity: down to -123 dBm at 1.2 kbps
- Bullet-proof front end: IIP3 = -12 dBm
- 80 dB Blocking Immunity
- Low RX current of 9.3 mA, 100nA register retention
- Fully integrated synthesizer with a resolution of 61 Hz
- FSK, GFSK, MSK, GMSK and OOK modulations
- Built-in Bit Synchronizer performing Clock Recovery
- Sync Word Recognition
- Preamble detection
- io-homecontrol<sup>®</sup> compatibility mode
- 115 dB+ Dynamic Range RSSI
- Automatic RF Sense with ultra-fast AFC
- Packet engine up to 64 bytes with CRC
- Built-in temperature sensor and Low Battery indicator
- Module Size:19.7X16mm



RFM66

### **APPLICATIONS**

- Wireless Sensor Networks
- Automated Meter Reading
- Home and Building Automation
- Wireless Alarm and Security Systems
- Industrial Monitoring and Control

# **Table of Contents**

Section	Page
1. General Description	9
1.1. Simplified Block Diagram	
1.2. Pin and Marking Diagram	
1.3. Pin Description	
2. Electrical Characteristics	
2.1. ESD Notice	12
2.2. Absolute Maximum Ratings	
2.3. Operating Range	
2.4. Chip Specification	
2.4.1. Power Consumption	13
2.4.2. Frequency Synthesis	
2.4.3. Receiver	14
2.4.4. Transmitter	15
2.4.5. Digital Specification	16
3. Chip Description	17
3.1. Power Supply Strategy	18
3.2. Low Battery Detector	18
3.3. Frequency Synthesis	19
3.3.1. Reference Oscillator	19
3.3.2. CLKOUT Output	19
3.3.3. PLL Architecture	19
3.3.4. RC Oscillator	21
3.4. Transmitter Description	22
3.4.1. Architecture Description	22
3.4.2. Bit Rate Setting	22
3.4.3. FSK Modulation	23
3.4.4. OOK Modulation	24
3.4.5. Modulation Shaping	24
3.4.6. RF Power Amplifiers	24
3.4.7. High Power +20dBm Operation	25
3.4.8. Over Current Protection	26
3.5. Receiver Description	27
3.5.1. Overview	27
3.5.2. Automatic Gain Control - AGC	27
3.5.3. Enabling the Demodulation	28
3.5.4. RSSI	30
3.5.5. Channel Filter	
3.5.6. FSK Demodulator	
3.5.7. OOK Demodulator	31

	5.6.	io-homecontrol® Compatibility Mode	. 62
6.	Des	cription of the Registers	63
	6.1.	Register Table Summary	. 63
	6.2.	Register Map	. 66
7.	App	lication Information	
	7.1.	Crystal Resonator Specification	. 81
	7.2.	Reset of the Chip	. 81
	7.2	.1. POR	81
	7.2	.2. Manual Reset	
	7.3.	Reference Designs	82
	7.4.	Example CRC Calculation	. 85
	7.5.	Example Temperature Reading	. 86
8.	Pac	kaging Information	. 87
	8.1.	Package Outline Drawing	. 87
	8.2.	Recommended Land Pattern	. 87
	8.3.	Thermal Impedance	. 88
	8.4.	Tape & Reel Specification	. 88

# **List of Figures**

	rigules	_
Section		Page
Figure 1.	Block Diagram	9
Figure 2.	Pin Diagram	10
Figure 3.	Marking Diagram	10
Figure 4.	Simplified RFM66 Block Schematic Diagram	17
Figure 5.	TCXO Connection	19
Figure 6.	Typical Phase Noise Performances of the Low Consumption and Low Phase Noise PLLs	20
Figure 7.	RF Front-end Architecture Shows the Internal PA Configuration.	22
Figure 8.	Receiver Block Diagram	27
Figure 9.	Receiver Startup Process.	29
Figure 10.	OOK Peak Demodulator Description	32
Figure 11.	Floor Threshold Optimization	33
Figure 12.	Bit Synchronizer Description	34
Figure 13.	FEI Process	35
Figure 14.	Temperature Sensor Response	37
Figure 15.	Startup Process	38
Figure 16.	Sequencer Transitions From Idle State	42
Figure 17.	Sequencer Transitions From LowPower State	43
Figure 18.	Sequencer Transitions From Receive State	43
Figure 19.	Sequencer Transitions From ReceiveRestart State	44
Figure 20.	Sequencer Transitions From PacketReceived State	44
Figure 21.	Sequencer Transitions From Transmit State	45
Figure 22.	Listen mode Sequence (no wanted signal)	46
Figure 23.	RFM66 Data Processing Conceptual View	47
Figure 24.	SPI Timing Diagram (single access)	48
Figure 25.	FIFO and Shift Register (SR)	49
Figure 26.	FifoLevel IRQ Source Behavior	50
Figure 27.	Sync Word Recognition	51
Figure 28.	Continuous Mode Conceptual View	53
Figure 29.	Tx Processing in Continuous Mode	53
Figure 30.	Rx Processing in Continuous Mode	54
Figure 31.	Packet Mode Conceptual View	55
Figure 32.	Fixed Length Packet Format	56
Figure 33.	Variable Length Packet Format	57
Figure 34.	Unlimited Length Packet Format	58
Figure 35.	Manchester Encoding/Decoding	61
Figure 36.	Data Whitening Polynomial	62
Figure 37.	POR Timing Diagram	81
Figure 38.	Manual Reset Timing Diagram	82
Figure 39.	Reference Design - Single RF Input/Output, High Efficiency PA	82

\_\_\_\_

# **List of Tables**

Section	Page
Table 1. RFM66 Pinouts	11
Table 2. Absolute Maximum Ratings	12
Table 3. Operating Range	12
Table 4. Power Consumption Specification	13
Table 5. Frequency Synthesizer Specification	13
Table 6. Receiver Specification	14
Table 7. Transmitter Specification	15
Table 8. Digital Specification	16
Table 9. Bit Rate Examples	23
Table 10. Power Amplifier Mode Selection Truth Table	24
Table 11. High Power Settings	25
Table 12. Absolute Maximum Rating, +20dBm Operation	25
Table 13. Operating Range, +20dBm Operation	25
Table 14. Trimming of the OCP Current	26
Table 15. LNA Gain Control and Performances	27
Table 16. Data Output Conditions.	28
Table 17. RssiSmoothing Options	30
Table 18. Available RxBw Settings	31
Table 19. Preamble Detector Settings	36
Table 20. Basic Transceiver Modes	38
Table 21. Sequencer States	
Table 22. Sequencer Transition Options	41
Table 23. Sequencer Timer Settings	42
Table 24. Listen Mode Example Scenario	46
Table 25. Status of FIFO when Switching Between Different Modes of the Chip	
Table 26. DIO Mapping, Continuous Mode	
Table 27. DIO Mapping, Packet Mode	52
Table 28. CRC Description	60
Table 29. Registers Summary	
Table 30. Register Map	
Table 31. Crystal Specification	81
Table 32. Revision History	89

\_\_\_ \_,\_\_\_

# Acronyms

BOM	Bill Of Materials	LSB	Least Significant Bit
BR	Bit Rate	MSB	Most Significant Bit
BW	Bandwidth	NRZ	Non Return to Zero
CCITT	Comité Consultatif International	OOK	On Off Keying
	Téléphonique et Télégraphique - ITU		
CRC	Cyclic Redundancy Check	PA	Power Amplifier
DAC	Digital to Analog Converter	PCB	Printed Circuit Board
ETSI	European Telecommunications Standards Institute	PLL	Phase-Locked Loop
FCC	Federal Communications Commission	POR	Power On Reset
Fdev	Frequency Deviation	RBW	Resolution BandWidth
FIFO	First In First Out	RF	Radio Frequency
FIR	Finite Impulse Response	RSSI	Received Signal Strength Indicator
FS	Frequency Synthesizer	Rx	Receiver
FSK	Frequency Shift Keying	SAW	Surface Acoustic Wave
GUI	Graphical User Interface	SPI	Serial Peripheral Interface
IC	Integrated Circuit	SR	Shift Register
ID	IDentificator	Stby	Standby
IF	Intermediate Frequency	Tx	Transmitter
IRQ	Interrupt ReQuest	uC	Microcontroller
ITU	International Telecommunication Union	VCO	Voltage Controlled Oscillator
LFSR	Linear Feedback Shift Register	XO	Crystal Oscillator
LNA	Low Noise Amplifier	XOR	eXclusive OR
LO	Local Oscillator		

This product datasheet contains a detailed description of the RFM66 performance and functionality. Please consult the

# 1. General Description

Semtech website for the latest updates or errata.

The RFM66 is a single-chip integrated circuit ideally suited for today's high performance ISM band RF applications. The RFM66's advanced feature set includes a state-of-the-art packet engine and top level sequencer. In conjunction with a 64 byte FIFO, these automate the entire process of packet transmission, reception and acknowledgement without incurring the consumption penalty common to many transceivers that feature an on-chip MCU. Being easily configurable, it greatly simplifies system design and reduces external MCU workload to an absolute minimum. The high level of integration reduces the external BoM to passive decoupling and impedance matching components. It is intended for use as a high-performance, low-cost FSK and OOK RF transceiver for robust, frequency agile, half-duplex, bi-directional RF links. Where stable and constant RF performance is required over the full operating range of the device down to 1.8V the receiver and PA are fully regulated. For transmit intensive applications - a high efficiency PA can be selected to optimize the current consumption.

The RFM66 is intended for applications requiring high sensitivity and low receive current. Coupling the digital state machine with an RF front end capable of delivering a link budget of 143dB (-123dBm sensitivity in conjunction with +20dBm Pout). The RFM66 complies with both ETSI and FCC regulatory requirements and is available in a 5 x 5 mm QFN 24 lead package. The low-IF architecture of the RFM66 is well suited for low modulation index and narrow band operation.

# 1.1. Simplified Block Diagram




Figure 1. Block Diagram



# 1.2. Pin and Marking Diagram

The following diagram shows the pin arrangement of the top view.




Figure 3. Marking Diagram



# 1.3. Pin Description

# Table 1 RFM66 Pinouts

Number	Name	Туре	Description Description Stand Alone Mode	
1	GND	-	Ground	
2	MISO	ı	SPI Data output	
3	MOSI	0	SPI Data input	
4	SCK	I	SPI Clock input	
5	NSS	I	SPI Chip select input	
6	RESET	I/O	Reset trigger input	
7	DIO5	I/O	Digital I/O, software configured	
8	GND	-	Ground	
9	ANT	-	RF signal output/input.	
10	GND	-	Ground	
11	DIO3	I/O	Digital I/O, software configured	
12	DIO4	I/O	Digital I/O, software configured	
13	3.3V	-	Supply voltage	
14	DIO0	I/O	Digital I/O, software configured	
15	DIO1	I/O	Digital I/O, software configured	
16	DIO2	I/O	Digital I/O, software configured	

## 2. Electrical Characteristics

#### 2.1. ESD Notice

The RFM66 is a high performance radio frequency device. It satisfies:

- Class 2 of the JEDEC standard JESD22-A114-B (Human Body Model) on all pins.
- Class III of the JEDEC standard JESD22-C101C (Charged Device Model) on all pins



It should thus be handled with all the necessary ESD precautions to avoid any permanent damage.

# 2.2. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 2 Absolute Maximum Ratings

Symbol	Description	Min	Max	Unit
VDDmr	Supply Voltage	-0.5	3.9	٧
Tmr	Temperature	-55	+115	° C
Tj	Junction temperature	-	+125	°C
Pmr	RF Input Level	-	+10	dBm

Note Specific ratings apply to the +20dBm operation. Please refer to Section 3.4.7.

# 2.3. Operating Range

Table 3 Operating Range

Symbol	Description	Min	Max	Unit
VDDop	Supply voltage	1.8	3.7	V
Тор	Operational temperature range	-40	+85	°C
Clop	Load capacitance on digital ports	-	25	pF
ML	RF Input Level	-	+10	dBm

Note A specific supply voltage range applies to the +20dBm operation. Please refer to Section 3.4.7.

# 2.4. Chip Specification

The tables below give the electrical specifications of the transceiver under the following conditions: Supply voltage VBAT1= VBAT2=VDD=3.3 V, temperature = 25 °C, FXOSC = 32 MHz,  $F_{RF}$  = 915 MHz, Pout = +13dBm, 2-level FSK modulation without pre-filtering, FDA = 5 kHz, Bit Rate = 4.8 kb/s and terminated in a matched 50 Ohm impedance, unless otherwise specified. Matching as per Figure 39.

Note Unless otherwise specified, the performance in the 868 MHz band is identical or better.

## 2.4.1. Power Consumption

Table 4 Power Consumption Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
IDDSL	Supply current in Sleep mode		-	0.1	1	uA
IDDIDLE	Supply current in Idle mode	RC oscillator enabled	-	1.2	-	uA
IDDST	Supply current in Standby mode	Crystal oscillator enabled	-	1.3	1.5	mA
IDDFS	Supply current in Synthesizer mode	FSRx	-	4.5	-	mA
IDDR	Supply current in Receive mode	LnaBoost = 00	-	9.3	-	mA
IDDT	Supply current in Transmit mode with impedance matching	RFOP = +20 dBm, on PA_BOOST RFOP = +17 dBm, on PA_BOOST RFOP = +13 dBm, on RFO pin RFOP = +7 dBm, on RFO pin	- - -	125 93 28 18	- - -	mA mA mA mA

## 2.4.2. Frequency Synthesis

Table 5 Frequency Synthesizer Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
FR	Synthesizer frequency range	Programmable	862	-	1020	MHz
FXOSC	Crystal oscillator frequency	See section 7.1	-	32	-	MHz
TS_OSC	Crystal oscillator wake-up time	With crystal specified in section 7.1	-	250	-	us
TS_FS	Frequency synthesizer wake-up time to PIILock signal	From Standby mode	-	60	-	us
TS_HOP	Frequency synthesizer hop time at most 10 kHz away from the target frequency	200 kHz step 1 MHz step 5 MHz step 7 MHz step 12 MHz step 20 MHz step 25 MHz step	- - - - -	20 20 50 50 50 50 50	- - - - -	us us us us us us
FSTEP	Frequency synthesizer step	FSTEP = FXOSC/2 <sup>19</sup>	-	61.0	-	Hz
FRC	RC Oscillator frequency	After calibration	-	62.5	-	kHz

BRF	Bit rate, FSK	Programmable values (1)	1.2	-	300	kbps
BRO	Bit rate, OOK	Programmable	1.2	-	32.768	kbps
BRA	Bit Rate Accuracy	ABS(wanted BR - available BR)	-	-	250	ppm
FDA	Frequency deviation, FSK (1)	Programmable FDA + BRF/2 =< 250 kHz	0.6	-	200	kHz

Note For Maximum Bit rate the maximum modulation index is 1.

#### 2.4.3. Receiver

All receiver tests are performed with RxBw = 10 kHz (Single Side Bandwidth) as programmed in *RegRxBw*, receiving a PN15 sequence. Sensitivities are reported for a 0.1% BER (with Bit Synchronizer enabled), unless otherwise specified. Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity, ACR, IIP2, IIP3 and AMR tests is set 3 dB above the receiver sensitivity level.

Table 6 Receiver Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
RFS_F	Direct tie of RFI and RFO pins, as shown in Figure 39. FSK sensitivity, highest LNA gain.	FDA = 5 kHz, BR = 1.2 kb/s FDA = 5 kHz, BR = 4.8 kb/s FDA = 40 kHz, BR = 38.4 kb/s* FDA = 20 kHz, BR = 38.4 kb/s** FDA = 62.5 kHz, BR = 250 kb/s***	- - - -	-119 -115 -105 -106 -92	- - - -	dBm dBm dBm dBm dBm
	Split RF paths, as shown in Figure 40, LnaBoost is turned on, the RF switch insertion loss is not accounted for.	FDA = 5 kHz, BR = 1.2 kb/s FDA = 5 kHz, BR = 4.8 kb/s FDA = 40 kHz, BR = 38.4 kb/s* FDA = 20 kHz, BR = 38.4 kb/s** FDA = 62.5 kHz, BR = 250 kb/s***	- - - -	-123 -119 -110 -110 -97	- - - -	dBm dBm dBm dBm dBm
RFS_O	OOK sensitivity, highest LNA gain Conditions of Figure 39	BR = 4.8 kb/s BR = 32 kb/s	-	-117 -108	-	dBm dBm
CCR	Co-Channel Rejection		-	-8	-	dB
ACR	Adjacent Channel Rejection	FDA = 2 kHz, BR = 1.2kb/s, RxBw = 5.2kHz Offset = +/- 25 kHz	-	54	-	dB
		FDA = 5 kHz, BR=4.8kb/s Offset = +/- 25 kHz Offset = +/- 50 kHz	-	50 50		dB dB
ВІ	Blocking Immunity	Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz	- - -	73 78 87	- - -	dB dB dB
AMR	AM Rejection , AM modulated interferer with 100% modulation depth, fm = 1 kHz, square	Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz	- - -	73 78 87	- - -	dB dB dB

IIP2	2nd order Input Intercept Point Unwanted tones are 20 MHz above the LO	Highest LNA gain	-	+57	-	dBm
IIP3	3rd order Input Intercept point Unwanted tones are 1MHz and 1.995 MHz above the LO	Highest LNA gain G1 LNA gain G2, 4dB sensitivity hit		-12 -8		dBm dBm
BW_SSB	Single Side channel filter BW	Programmable	2.7	-	250	kHz
IMR	Image Rejection	Wanted signal 3dB over sens BER=0.1%	-	48	-	dB
IMA	Image Attenuation		-	56	-	dB
DR_RSSI	RSSI Dynamic Range	AGC enabled Min Max	-	-127 0	-	dBm dBm

<sup>\*</sup> RxBw = 83 kHz (Single Side Bandwidth)

# 2.4.4. Transmitter

Table 7 Transmitter Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
RF_OP	RF output power in 50 ohms on RFO pin (High efficiency PA).	Programmable with steps  Max Min	+11 -	+14 -1	- -	dBm dBm
ΔRF_ OP_V	RF output power stability on RFO pin versus voltage supply.	VDD = 2.5 V to 3.3 V VDD = 1.8 V to 3.7 V	-	3 8	-	dB dB
RF_OPH	RF output power in 50 ohms, on PA_BOOST pin (Regulated PA).	Programmable with 1dB steps Max Min	-	+17 +2	-	dBm dBm
RF_OPH _MAX	Max RF output power, on PA_BOOST pin	High power mode	-	+20	-	dBm
ΔRF_ OPH_V	RF output power stability on PA_BOOST pin versus voltage supply.	VDD = 2.4 V to 3.7 V	-	±1	-	dB
$\Delta$ RF_T	RF output power stability versus temperature on both RF pins.	From T = -40 °C to +85 °C	-	+/-1	-	dB
PHN	Transmitter Phase Noise	Low Consumption PLL, 915 MHz 50kHz Offset 400kHz Offset 1MHz Offset	- - -	-102 -114 -120	- - -	dBc/ Hz
		50kHz Offset 400kHz Offset 1MHz Offset	- - -	-106 -117 -122	- - -	dBc/ Hz

<sup>\*\*</sup> RxBw = 50 kHz (Single Side Bandwidth)

<sup>\*\*\*</sup> RxBw = 250 kHz (Single Side Bandwidth)

--- ----

ACP	Transmitter adjacent channel power (measured at 25 kHz offset)	BT=1 . Measurement conditions as defined by EN 300 220-1 V2.3.1	-	-	-37	dBm
TS_TR	Transmitter wake up time, to the first rising edge of DCLK	Frequency Synthesizer enabled, PaRamp = 10us, BR = 4.8 kb/s	-	120	-	us

# 2.4.5. Digital Specification

Conditions: Temp = 25°C, VDD = 3.3V, FXOSC = 32 MHz, unless otherwise specified.

Table 8 Digital Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Digital input level high		0.8	-	-	VDD
V <sub>IL</sub>	Digital input level low		-	-	0.2	VDD
V <sub>OH</sub>	Digital output level high	Imax = 1 mA	0.9	-	-	VDD
V <sub>OL</sub>	Digital output level low	Imax = -1 mA	-	-	0.1	VDD
F <sub>SCK</sub>	SCK frequency		-	-	10	MHz
t <sub>ch</sub>	SCK high time		50	-	-	ns
t <sub>cl</sub>	SCK low time		50	-	-	ns
t <sub>rise</sub>	SCK rise time		-	5	-	ns
t <sub>fall</sub>	SCK fall time		-	5	-	ns
t <sub>setup</sub>	MOSI setup time	from MOSI change to SCK rising edge	30	-	-	ns
<sup>t</sup> hold	MOSI hold time	from SCK rising edge to MOSI change	20	-	-	ns
t <sub>nsetup</sub>	NSS setup time	from NSS falling edge to SCK rising edge	30	-	-	ns
<sup>t</sup> nhold	NSS hold time	from SCK falling edge to NSS rising edge, normal mode	100	-	-	ns
<sup>t</sup> nhigh	NSS high time between SPI accesses		20	-	-	ns
T_DATA	DATA hold and setup time		250	-	-	ns

# 3. Chip Description

This section describes in depth the architecture of the RFM66 low-power, highly integrated transceiver. The following figure shows a simplified block diagram of the RFM66.




Figure 4. Simplified RFM66 Block Schematic Diagram

RFM66 is a half-duplex, low-IF transceiver. Here the received RF signal is first amplified by the LNA. The LNA input is single ended to minimise the external BoM and for ease of design. Following the LNA output, the conversion to differential is made to improve the second order linearity and harmonic rejection. The signal is then down-converted to in-phase (I) and quadrature (Q) components at the intermediate frequency (IF) by the mixer stage. A pair of sigma delta ADCs then perform data conversion, with all subsequent signal processing and demodulation performed in the digital domain. The digital state machine also controls the automatic frequency correction (AFC), received signal strength indicator (RSSI) and automatic gain control (AGC). It also features the higher-level packet and protocol level functionality of the top level sequencer.

In the receiver operating mode two states of functionality are defined. Upon initial transition to receiver operating mode the receiver is in the 'receiver-enabled' state. In this state the receiver awaits for either the user defined valid preamble or RSSI detection criterion to be fulfilled. Once met the receiver enters 'receiver-active' state. In this second state the received signal is processed by the packet engine and top level sequencer.

The frequency synthesiser generates the local oscillator (LO) frequency for both receiver and transmitter. The PLL is optimized for user-transparent low lock time and fast auto-calibrating operation. In transmission, frequency modulation is performed digitally within the PLL bandwidth. It also features optional pre-filtering of the bit stream to improve spectral purity.

RFM66 features a pair of RF power amplifiers. The first, connected to RFO, can deliver up to +14 dBm, is unregulated for high power efficiency and can be connected directly to the RF receiver input via a pair of passive components to form a single antenna port high efficiency transceiver. The second PA, connected to the PA\_BOOST pin and can deliver up to +20 dBm via a dedicated matching network.

RFM66 also includes two timing references: an RC oscillator and a 32 MHz crystal oscillator.

All major parameters of the RF front end and digital state machine are fully configurable via an SPI interface which gives access to internal registers. This includes a mode auto sequencer that oversees the transition and calibration of the RFM66 between intermediate modes of operation in the fastest time possible.

# 3.1. Power Supply Strategy

The RFM66 employs an advanced power supply scheme, which provides stable operating characteristics over the full temperature and voltage range of operation. This includes the full output power of +17dBm which is maintained from 1.8 to 3.7 V.

The RFM66 can be powered from any low-noise voltage source via pins VBAT1 and VBAT2. Decoupling capacitors should be connected, as suggested in the reference design, on VR\_PA, VR\_DIG and VR\_ANA pins to ensure a correct operation of the built-in voltage regulators.

### 3.2. Low Battery Detector

A low battery detector is also included allowing the generation of an interrupt signal in response to passing a programmable threshold adjustable through the register *RegLowBat*. The interrupt signal can be mapped to any of the DIO pins, by programming *RegDioMapping*.

# 3.3. Frequency Synthesis

#### 3.3.1. Reference Oscillator

The crystal oscillator is the main timing reference of the RFM66. It is used as a reference for the frequency synthesizer and as a clock for the digital processing.

The XO startup time, TS\_OSC, depends on the actual XTAL being connected on pins XTA and XTB. The RFM66 optimizes the startup time and automatically triggers the PLL when the XO signal is stable.

An external clock can be used to replace the crystal oscillator, for instance a tight tolerance TCXO. To do so, *TcxoInputOn* in *RegTcxo* should be set to 1, and the external clock has to be provided on XTA (pin 4). XTB (pin 5) should be left open.

The peak-peak amplitude of the input signal must never exceed 1.8 V. Please consult your TCXO supplier for an appropriate value of decoupling capacitor, C<sub>D</sub>.




Figure 5. TCXO Connection

#### 3.3.2. CLKOUT Output

The reference frequency, or a fraction of it, can be provided on DIO5 (pin 12) by modifying bits *ClkOut* in *RegDioMapping2*. Two typical applications of the CLKOUT output include:

- To provide a clock output for a companion processor, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode except Sleep mode and is automatically enabled at power on reset.
- To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

Note to minimize the current consumption of the RFM66, please ensure that the CLKOUT signal is disabled when not required.

#### 3.3.3. PLL Architecture

The local oscillator of the RFM66 is derived from a fractional-N PLL that is referenced to the crystal oscillator circuit. Two PLLs are available for transmit mode operation - either low phase noise or low current consumption to maximize either transmit power consumption or transmit spectral purity. Both PLLs feature a programmable bandwidth setting where one of four discrete preset bandwidths may be accessed. For reference the relative performance of both low consumption and low phase noise PLL, for each programmable bandwidth setting, is shown in the following figure.




Figure 6. Typical Phase Noise Performances of the Low Consumption and Low Phase Noise PLLs.

Note in receive mode, only the low consumption PLL is available.

The RFM66 PLL embeds a 19-bit sigma-delta modulator and its frequency resolution, constant over the whole frequency range, and is given by:

$$F_{STEP} = \frac{F_{XOSC}}{2^{19}}$$

\_\_\_\_\_

The carrier frequency is programmed through RegFrf, split across addresses 0x06 to 0x08:

$$F_{RF} = F_{STEP} \quad Frf(23,0)$$

Note The Frf setting is split across 3 bytes. A change in the center frequency will only be taken into account when the least significant byte FrfLsb in RegFrfLsb is written. This allows for more complex modulation schemes such as mary FSK, where frequency modulation is achieved by changing the programmed RF frequency.

#### 3.3.4. RC Oscillator

All timings in the low-power state of the Top Level Sequencer rely on the accuracy of the internal low-power RC oscillator. This oscillator is automatically calibrated at the device power-up, and it is a user-transparent process.

For applications enduring large temperature variations, and for which the power supply is never removed, RC calibration can be performed upon user request. *RcCalStart* in *RegOsc* triggers this calibration, and the flag *RcCalDone* will be set automatically when the calibration is over.

#### 3.4. Transmitter Description

The transmitter of RFM66 comprises the frequency synthesizer, modulator and power amplifier blocks, together with the DC biasing and ramping functionality that is provided through the VR\_PA block.

#### 3.4.1. Architecture Description

The architecture of the RF front end is shown in the following diagram. Here we see that the unregulated PA0 is connected to the RFO pin features a single low power amplifier device. The PA\_BOOST pin is connected to the internally regulated PA1 and PA2 circuits. Here PA2 is a high power amplifier that permits continuous operation up to +17 dBm and duty cycled operation up to +20 dBm. For full details of operation at +20 dBm please consult Section 3.4.7.




Figure 7. RF Front-end Architecture Shows the Internal PA Configuration.

#### 3.4.2. Bit Rate Setting

The bitrate setting is referenced to the crystal oscillator and provides a precise means of setting the bit (or equivalently chip) rate of the radio. In continuous transmit mode (Section 3.2.2) the data stream to be transmitted can be input directly to the modulator via pin 9 (DIO2/DATA) in an asynchronous manner, unless Gaussian filtering is used, in which case the DCLK signal on pin 10 (DIO1/DCLK) is used to synchronize the data stream. See section 3.4.5 for details on the Gaussian filter.

In Packet mode or in Continuous mode with Gaussian filtering enabled, the Bit Rate (BR) is controlled by bits *Bitrate* in *RegBitrateMsb* and *RegBitrateLsb* 

$$BitRate = \frac{FXOSC}{BitRate(15,0) + \frac{BitrateFrac}{16}}$$

Note BitrateFrac bits have no effect (i.e may be considered equal to 0) in OOK modulation mode

The quantity *BitrateFrac* is hence designed to allow very high precision (max. 250 ppm calculation error) for any bitrate in the programmable range. Table 9 below shows a range of standard bitrates and the accuracy to within which they may be reached.

Туре	BitRate (15:8)	BitRate (7:0)	(G)FSK (G)MSK	оок	Actual BR (b/s)
Classical modem baud rates	0x68	0x2B	1.2 kbps	1.2 kbps	1200.015
(multiples of 1.2 kbps)	0x34	0x15	2.4 kbps	2.4 kbps	2400.060
	0x1A	0x0B	4.8 kbps	4.8 kbps	4799.760
	0x0D	0x05	9.6 kbps	9.6 kbps	9600.960
	0x06	0x83	19.2 kbps	19.2 kbps	19196.16
	0x03	0x41	38.4 kbps		38415.36
	0x01	0xA1	76.8 kbps		76738.60
	0x00	0xD0	153.6 kbps		153846.1
Classical modem baud rates	0x02	0x2C	57.6 kbps		57553.95
(multiples of 0.9 kbps)	0x01	0x16	115.2 kbps		115107.9
Round bit rates	0x0A	0x00	12.5 kbps	12.5 kbps	12500.00
(multiples of 12.5, 25 and 50 kbps)	0x05	0x00	25 kbps	25 kbps	25000.00
	0x80	0x00	50 kbps		50000.00
	0x01	0x40	100 kbps		100000.0
	0x00	0xD5	150 kbps		150234.7
	0x00	0xA0	200 kbps		200000.0
	0x00	0x80	250 kbps		250000.0
	0x00	0x6B	300 kbps		299065.4
Watch Xtal frequency	0x03	0xD1	32.768 kbps	32.768 kbps	32753.32

#### 3.4.3. FSK Modulation

FSK modulation is performed inside the PLL bandwidth, by changing the fractional divider ratio in the feedback loop of the PLL. The large resolution of the sigma-delta modulator, allows for very narrow frequency deviation. The frequency deviation  $F_{DEV}$  is given by:

$$F_{DEV} = F_{STEP}$$
  $Fdev(13,0)$ 

To ensure a proper modulation, the following limit applies:

$$F_{DEV} + \frac{BR}{2} \le (250)kHz$$

Note no constraint applies to the modulation index of the transmitter, but the frequency deviation must be set between 600 Hz and 200 kHz.

Page 23

#### 3.4.4. OOK Modulation

OOK modulation is applied by switching on and off the Power Amplifier. Digital control and smoothing are available to improve the transient power response of the OOK transmitter.

#### 3.4.5. Modulation Shaping

Modulation shaping can be applied in both OOK and FSK modulation modes, to improve the narrowband response of the transmitter. Both shaping features are controlled with *PaRamp* bits in *RegPaRamp*.

- In FSK mode, a Gaussian filter with BT = 0.5 or 1 is used to filter the modulation stream, at the input of the sigmadelta modulator. If the Gaussian filter is enabled when the RFM66 is in Continuous mode, DCLK signal on pin 10 (DIO1/ DCLK) will trigger an interrupt on the uC each time a new bit has to be transmitted. Please refer to section 5.4.2 for details.
- When OOK modulation is used, the PA bias voltages are ramped up and down smoothly when the PA is turned on and off, to reduce spectral splatter.

Note the transmitter must be restarted if the ModulationShaping setting is changed, in order to recalibrate the built-in filter.

#### 3.4.6. RF Power Amplifiers

Three power amplifier blocks are embedded in the RFM66. The first one herein referred to as PA0, can generate high efficiency RF power into a 50 ohm load. The RF power is programmable between -1dBm and +14dBm. PA0 is connected to pin RFO (pin 22).

PA1 and PA2 are both connected to pin PA BOOST (pin 23). They can deliver up to +17 dBm in programmable step of 1dB to the antenna, a specific impedance matching / harmonic filtering design is required to ensure impedance transformation and regulatory compliance. The RF power is programmable between +2 dBm and +17 dBm. The high power mode allows to achieve fixed output power of +20dBm.

Table 10 Power Amplifier Mode Selection Truth Table

PaSelect	Mode	Power Range	Pout Formula
0	PA0 output on pin RFO	-1 to +14 dBm	-1 dBm + OutputPower
1	PA1 and PA2 combined on pin PA_BOOST	+2 to +17 dBm	+2 dBm + OutputPower
1	PA1+PA2 on PA_BOOST with high output power +20dBm settings (see 3.4.7)	+5 to +20 dBm	+5 dBm + <i>OutputPower</i>

- Notes For +20dBm restrictions of operation, please consult the following section
  - To ensure correct operation at the highest power levels, please make sure to adjust the OcpTrim accordingly in RegOcp.
  - If PA BOOST pin is not used the pin can be left floating.

### 3.4.7. High Power +20dBm Operation

The RFM66 has a high power +20 dBm capability on PA\_BOOST pin, with the following settings:

Table 11 High Power Settings

Register	Address	Value for High Power	Default value PA0 or +17dBm	Description
RegPaDac	0x5A	0x87	0x84	High power PA control

Note - High Power settings must be turned off when using PA0

Specific Absolute Maximum Ratings and Operating Range restrictions apply to the +20dBm operation. They are listed in Table 12 and Table 13.

Table 12 Absolute Maximum Rating, +20dBm Operation

Symbol	Description		Max	Unit
DC_20dBm	Duty Cycle of transmission at +20dBm output	-	1	%
VSWR_20dBm	Maximum VSWR at antenna port, +20dBm output	-	3:1	-

Table 13 Operating Range, +20dBm Operation

Symbol	Description	Min	Max	Unit
VDDop_20dBm	Supply voltage, +20dBm output	2.4	3.7	٧

The Duty Cycle of transmission at +20dBm is limited to 1%, with a maximum VSWR of 3:1 at antenna port, over the standard operating range [-40;+85°C]. For any other operating condition, contact your Semtech representative.

<sup>-</sup> The Over Current Protection limit should be adapted to the actual power level, in RegOcp

#### 3.4.8. Over Current Protection

An over current protection block is built-in the chip. It helps preventing surge currents required when the transmitter is used at its highest power levels, thus protecting the battery that may power the application. The current clamping value is controlled by *OcpTrim* bits in *RegOcp*, and is calculated with the following formulas:

Table 14 Trimming of the OCP Current

OcpTrim	I <sub>MAX</sub>	lmax Formula
0 to 15	45 to 120 mA	45 + 5* <i>OcpTrim</i> [mA]
16 to 27	130 to 240 mA	-30 + 10* <i>OcpTrim</i> [mA]
27+	240 mA	240 mA

Note Imax sets a limit on the current drain of the Power Amplifier only, hence the maximum current drain of the RFM66 is equal to Imax +  $I_{FS}$ 

#### 3.5. Receiver Description

#### 3.5.1. Overview

The RFM66 features a digital receiver with the analog to digital conversion process being performed directly following the LNA-Mixers block. The Low-IF receiver is able to handle ASK, OOK, (G)FSK and (G)MSK modulation. All the filtering, demodulation, gain control, synchronization and packet handling is performed digitally, which allows a very wide range of bit rates and frequency deviations to be selected. The receiver is also capable of automatic gain calibration to improve precision on RSSI measurement and enhanced image rejection.




Figure 8. Receiver Block Diagram

#### 3.5.2. Automatic Gain Control - AGC

The AGC feature allows receiver to handle a wide Rx input dynamic range from the sensitivity level up to maximum input level of 0dBm or more, whilst optimizing the system linearity.

The automatic LNA gain control is effective by setting the bit AgcAutoOn to '1'. The automatic adjustment of the LNA gain can be perform on the Rx input level (Pin) at receiver start up and/or during the Preamble reception. The automatic adjustment of the LNA during the Preamble is effective by setting the bit AgcOnPreamble to '1' otherwise it will be performed only at the receiver start up.

The LNA gain can also be manually selected using *LnaGain* bits and by disabling the automatic LNA gain control by setting the *AgcAutoOn* bit to '0'.

Table 15 hereafter shows typical NF and IIP3 performances for the different LNA gains.

Table 15 LNA Gain Control and Performances

RX input level (Pin)	Gain Setting	LnaGain	Relative LNA Gain [dB]	NF [dB]	IIP3 [dBm]
Pin <= AgcThresh1	G1	'001'	0 dB	7	-12
AgcThresh1 < Pin <= AgcThresh2	G2	'010'	-6 dB	11	-8
AgcThresh2 < Pin <= AgcThresh3	G3	'011'	-12 dB	16	-5

Page 27

\_\_\_\_\_

RX input level (Pin)	Gain Setting	LnaGain	Relative LNA Gain [dB]	NF [dB]	IIP3 [dBm]
AgcThresh3 < Pin <= AgcThresh4	G4	'100'	-24 dB	26	5
AgcThresh4 < Pin <= AgcThresh5	G5	'110'	-26 dB	34	10
AgcThresh5 < Pin	G6	'111'	-48 dB	44	10

# 3.5.3. Enabling the Demodulation

At receiver start up, the AGC and AFC features are preformed before providing reliable demodulated data to FIFO or DATA pin. Table 16 hereafter allows the user to set under which criteria he likes to start demodulating data.

Table 16 Data Output Conditions.

* Data ouput conditions	StartDemodOnRSSI	StartDemodOnPreamble
None (immediate)	0	0
PreambleDetect	0	1
Rssi	1	0
PreambleDetect & Rssi	1	1

The flowchart of the following figure shows the processing events of *AgcAutoOn*, *AgcOnPreamble* and *AfcAutoOn* control bits at receiver starts up. Finally, when processing events are done and the data output conditions are verified according to Table 16, reliable data starts to be demodulated.




Figure 9. Receiver Startup Process.

#### 3.5.4. RSSI

The RSSI value reflects the incoming signal power provided at antenna port within the receiver bandwidth. The signal power is available in *RssiValue*. This value is absolute and its unit is in dBm with a resolution of 0.5dB. The formula hereafter gives the relationship between the register value and the absolute input signal level in dBm at antenna port:

The RSSI value can be compensated for to take into account the loss in the matching network or the gain of an additional LNA, by using *RssiOffset*. The offset can be chosen in 1dB steps from -16 to +15dB. When compensation is applied, the effective signal strength is read as follows:

RSSI 
$$dBm - \frac{RssiValue}{\sqrt{}}$$

The RSSI value is smoothed on a given number of measured RSSI samples. The precision of the RSSI value is related to the number of RSSI samples used. *RssiSmoothing* selects the number of RSSI samples from a minimum of 2 samples up to 256 samples in increments of power of 2. Table 17 hereafter gives the estimation of the RSSI accuracy for a 10dB SNR and the response time versus the number of RSSI samples selected in *RssiSmoothing*.

Table 17 RssiSmoothing Options

RssiSmoothing	Number of Samples	Estimated Accuracy	Response Time
,000,	2	± 6dB	
'001'	4	± 5dB	
'010'	8	± 4dB	T
'011'	16	± 3dB	2 RssiSmoothing 1
'100'	32	± 2dB	$\frac{1}{4[RxBw kHz }$
'101'	64	± 1.5dB	
'110'	128	± 1.2dB	
'111'	256	± 1.1dB	

The RSSI is calibrated, up the RFI pin, when Image and Rssi calibration is launched; please see section 3.5.13 for details.

#### 3.5.5. Channel Filter

The role of the channel filter is to filter out the noise and interferers outside of the channel. Channel filtering on the RFM66 is implemented with a 16-tap Finite Impulse Response (FIR) filter, providing an outstanding Adjacent Channel Rejection performance, even for narrowband applications.

Note to respect oversampling rules in the decimation chain of the receiver, the Bit Rate cannot be set at a higher value than 2 times the single-side receiver bandwidth (BitRate < 2 x RxBw)

The single-side channel filter bandwidth RxBw is controlled by the parameters RxBwMant and RxBwExp in RegRxBw:

$$RxBw = \frac{FXOSC}{RxBwMant \quad 2^{RxBwExp+2}}$$

Page 30

The following channel filter bandwidths are accessible (oscillator is mandated at 32 MHz):

Table 18 Available RxBw Settings

RxBwMant	RxBwExp	RxBw (kHz)
(binary/value)	(decimal)	FSK / OOK
10b / 24	7	2.6
01b / 20	7	3.1
00b / 16	7	3.9
10b / 24	6	5.2
01b / 20	6	6.3
00b / 16	6	7.8
10b / 24	5	10.4
01b / 20	5	12.5
00b / 16	5	15.6
10b / 24	4	20.8
01b / 20	4	25.0
00b / 16	4	31.3
10b / 24	3	41.7
01b / 20	3	50.0
00b / 16	3	62.5
10b / 24	2	83.3
01b / 20	2	100.0
00b / 16	2	125.0
10b / 24	1	166.7
01b / 20	1	200.0
00b / 16	1	250.0
10b / 24		
01b / 20		reserved
00b / 16		

#### 3.5.6. FSK Demodulator

The FSK demodulator of the RFM66 is designed to demodulate FSK, GFSK, MSK and GMSK modulated signals. It is most efficient when the modulation index of the signal is greater than 0.5 and below 10:

$$0.5 \le \beta = \frac{2 \times F_{DEV}}{BR} \le 10$$

The output of the FSK demodulator can be fed to the Bit Synchronizer to provide the companion processor with a synchronous data stream in Continuous mode.

#### 3.5.7. OOK Demodulator

The OOK demodulator performs a comparison of the RSSI output and a threshold value. Three different threshold modes are available, configured through bits *OokThreshType* in *RegOokPeak*.

The recommended mode of operation is the "Peak" threshold mode, illustrated in Figure 10:

Page 31




Figure 10. OOK Peak Demodulator Description

In peak threshold mode the comparison threshold level is the peak value of the RSSI, reduced by 6dB. In the absence of an input signal, or during the reception of a logical "0", the acquired peak value is decremented by one OokPeakThreshStep every OokPeakThreshDec period.

When the RSSI output is null for a long time (for instance after a long string of "0" received, or if no transmitter is present), the peak threshold level will continue falling until it reaches the "Floor Threshold", programmed in *OokFixedThresh*.

The default settings of the OOK demodulator lead to the performance stated in the electrical specification. However, in applications in which sudden signal drops are awaited during a reception, the three parameters should be optimized accordingly.

#### 3.5.7.1. Optimizing the Floor Threshold

OokFixedThresh determines the sensitivity of the OOK receiver, as it sets the comparison threshold for weak input signals (i.e. those close to the noise floor). Significant sensitivity improvements can be generated if configured correctly. Note that the noise floor of the receiver at the demodulator input depends on:

- The noise figure of the receiver.
- The gain of the receive chain from antenna to base band.
- The matching including SAW filter if any.
- The bandwidth of the channel filters.

It is therefore important to note that the setting of *OokFixedThresh* will be application dependant. The following procedure is recommended to optimize *OokFixedThresh*.




Figure 11. Floor Threshold Optimization

The new floor threshold value found during this test should be used for OOK reception with those receiver settings.

#### 3.5.7.2. Optimizing OOK Demodulator for Fast Fading Signals

A sudden drop in signal strength can cause the bit error rate to increase. For applications where the expected signal drop can be estimated, the following OOK demodulator parameters *OokPeakThreshStep* and *OokPeakThreshDec* can be optimized as described below for a given number of threshold decrements per bit. Refer to *RegOokPeak* to access those settings.

#### 3.5.7.3. Alternative OOK Demodulator Threshold Modes

In addition to the Peak OOK threshold mode, the user can alternatively select two other types of threshold detectors:

- Fixed Threshold: The value is selected through *OokFixedThresh*
- Average Threshold: Data supplied by the RSSI block is averaged, and this operation mode should only be used with DC-free encoded data.

Page 33

#### 3.5.8. Bit Synchronizer

The Bit Synchronizer is a block that provides a clean and synchronized digital output, free of glitches. Its output is made available on pin DIO1/DCLK in Continuous mode and can be disabled through register settings. However, for optimum receiver performance its use when running Continuous mode is strongly advised.

The Bit Synchronizer is automatically activated in Packet mode. Its bit rate is controlled by *BitRateMsb* and *BitRateLsb* in *RegBitrate*.




Figure 12. Bit Synchronizer Description

To ensure correct operation of the Bit Synchronizer, the following conditions have to be satisfied:

- A preamble (0x55 or 0xAA) of at least 12 bits is required for synchronization, the longer the synchronization the better the packet error rate
- The subsequent payload bit stream must have at least one transition form '0' to '1' or '1' to '0 every 16 bits during data transmission
- The bit rate matching between the transmitter and the receiver must be better than 6.5 %.

#### 3.5.9. Frequency Error Indicator

This function provides information about the frequency error of the local oscillator (LO) compared with the carrier frequency of a modulated signal at the input of the receiver. When the FEI block is launched, the frequency error is measured and the signed result is loaded in *FeiValue* in *RegFei*, in 2's complement format. The time required for an FEI evaluation is 4 times the bit period.

To ensure a proper behavior of the FEI:

- The operation must be done during the reception of preamble
- The sum of the frequency offset and the 20 dB signal bandwidth must be lower than the base band filter bandwidth

The 20 dB bandwidth of the signal can be evaluated as follows (double-side bandwidth):

$$BW_{20dB} = 2 \times \left( F_{DEV} + \frac{BR}{2} \right)$$

Page 34

The frequency error, in Hz, can be calculated with the following formula:

$$FEI = F_{STEP}$$
 FeiValue




Figure 13. FEI Process

#### 3.5.10. AFC

The AFC is based on the FEI block, and therefore the same input signal and receiver setting conditions apply. When the AFC procedure is done, AfcValue is directly subtracted to the register that defines the frequency of operation of the chip,  $F_{RF}$ . The AFC is executed each time the receiver is enabled, if AfcAutoOn = 1.

When the AFC is enabled (AfcAutoOn = 1), the user has the option to:

- Clear the former AFC correction value, if AfcAutoClearOn = 1
- Start the AFC evaluation from the previously corrected frequency. This may be useful in systems in which the LO keeps on drifting in the "same direction". Ageing compensation is a good example.

The RFM66 offers an alternate receiver bandwidth setting during the AFC phase, to accommodate large LO drifts. If the user considers that the received signal may be out of the receiver bandwidth, a higher channel filter bandwidth can be programmed in *RegAfcBw*, at the expense of the receiver noise floor, which will impact upon sensitivity.

The FEI is valid only during preamble, and therefore the *PreambleDetect* flag can be used to validate the current FEI result and add it to the AFC register. The link between *PreambleDetect* interrupt and the AFC is controlled by *StartDemodOnPreamble* in *RegRxConfig*.

#### 3.5.11. Preamble Detector

The Preamble Detector indicates the reception of a carrier modulated with a 0101...sequence. It is insensitive to the frequency offset, as long as the receiver bandwidth is large enough. The size of detection can be programmed from 1 to 3 bytes with *PreambleDetectorSize* in *RegPreambleDetect* as defined in the next table.

Table 19 Preamble Detector Settings

PreambleDetectorSize	# of Bytes
00	1
01	2 (recommended)
10	3
11	reserved

For proper operation, *PreambleDetectTol* should be set to be set to 10 (0x0A), with a qualifying preamble size of 2 bytes.

*PreambleDetect* interrupt (either in *RegIrqFlags1* or mapped to a specific DIO) goes high every time a valid preamble is detected, assuming *PreambleDetectorOn*=1.

The preamble detector can also be used to ensure that AFC and AGC are performed on valid preamble. See Figure 9 for details.

#### 3.5.12. Image Rejection Mixer

The RFM66 embeds a state of the art Image Rejection Mixer (IRM). Its default rejection, with no calibration, is 35dB typ.

The IQ signals can be calibrated by an embedded source, pushing the image rejection to typically 48dB. This process is fully automated and self-contained.

#### 3.5.13. Image and RSSI Calibration

Calibration of the I and Q signal is required to improve the RSSI precision, as well as good Image Rejection performance. On the RFM66, IQ calibration is seamless and user-transparent. Calibration is launched:

- Automatically at Power On Reset or after a Manual Reset of the chip (refer to section 7.2). For applications where the temperature remains stable, or if the Image Rejection is not a major concern, this one-shot calibration will suffice
- Automatically when a pre-defined temperature change is observed
- Upon User request, by setting bit *ImageCalStart* in *RegImageCal*

A selectable temperature change, set with *TempThreshold* (5, 10, 15 or 20°C), is detected and reported in *TempChange*, if the temperature monitoring is turned On with *TempMonitorOff*=0.

This interrupt flag can be used by the application to launch a new Image Calibration at a convenient time if *AutoImageCalOn*=0, or immediately when this temperature variation is detected, if *AutoImageCalOn*=1.

The calibration process takes approximately 10ms.

## 3.6. Temperature Measurement

A stand alone temperature measurement block is used in order to measure the temperature in any mode except Sleep and Standby. It is enabled by default, and can be stopped by setting *TempMonitorOff* to 1. The result of the measurement is stored in *TempValue* in *RegTemp*.

Due to process variations, the absolute accuracy of the result is  $\pm$ 10 °C. A more precise result needs initial calibration to be done externally.

	Correct	tion Factor	15		
Actual Temp [Celsius]	RegTemp [Dec]	Temp before calibration [°C]	Temp after calibration [°C]		
85	181	74	89		
75	190	65	80		
65	201	54	69		
55	211	44	59		
45	222	33	48		
35	232	23	38		
25	245	10	25		
15	0	0	15		
5	10	-10	5		
-5	21	-21	-6		
-15	33	-33	-18		
-25	44	-44	-29		
-35	56	-56	-41		
-40	63	-63	-48		

nle temperature curve, typical device




Figure 14. Temperature Sensor Response

An example code for the conversion to be applied to *TempValue* to obtain the reading in °C is shown in Section 7.

#### 3.7. Timeout Function

The RFM66 includes a Timeout function, which allows it to automatically shut-down the receiver after a receive sequence and therefore save energy.

- Timeout interrupt is generated TimeoutRxRssi x 16 x Tbit after switching to Rx mode if the Rssi flag does not raise within this time frame (RssiValue > RssiThreshold)
- Timeout interrupt is generated TimeoutRxPreamble x 16 x Tbit after switching to Rx mode if the PreambleDetect flag does not raise within this time frame
- Timeout interrupt is generated TimeoutSignalSync x 16 x Tbit after switching to Rx mode if the SyncAddress flag does not raise within this time frame

This timeout interrupt can be used to warn the companion processor to shut down the receiver and return to a lower power mode.

#### \_\_\_\_\_

## 4. Operating Modes

## 4.1. General Overview

The RFM66 has several working modes, manually programmed in *RegOpMode*. Fully automated mode selection, packet transmission and reception is also possible using the Top Level Sequencer described in Section 4.3.

Table 20 Basic Transceiver Modes

Mode	Selected mode	Enabled blocks
000	Sleep mode	None
001	Standby mode	Top regulator and crystal oscillator
010	FSTx: Frequency synthesiser to Tx frequency	Frequency synthesizer at Tx frequency (Frf)
011	Transmit mode (Tx)	Frequency synthesizer and transmitter
100	FSRx: Frequency synthesiser to Rx frequency	Frequency synthesizer at frequency for reception (Frf-IF)
101	Receive mode (Rx)	Frequency synthesizer and receiver

When switching from a mode to another one, the sub-blocks are woken up according to a pre-defined and optimized sequence.

## 4.2. Startup Times

The startup time of the transmitter or the receiver is dependant upon which mode the transceiver was in at the beginning. For a complete description, Figure 15 below shows a complete startup process, from the lower power mode "Sleep".




Figure 15. Startup Process

TS\_OSC is the startup time of the crystal oscillator, and mainly depends on the characteristics of the crystal itself. TS\_FS is the startup time of the PLL, and it includes a systematic calibration of the VCO.

Typical values of TS OSC and TS FS are given in section 2.3.

## 4.2.1. Transmitter Startup Time

The transmitter startup time, TS\_TR, is calculated as follows, in when FSK modulation is selected:

$$TS\_TR$$
 5µs 1.25  $PaRamp$   $T$   $Tbit$ 

where *PaRamp* is the ramp-up time programmed in *RegPaRamp* and *Tbit* is the bit time.

In OOK mode, this equation can be simplified to the following:

$$TS\_TR$$
  $5\mu s$   $\overline{1}$   $Tbit$ 

2

## 4.2.2. Tx Start Procedure

As described in the former section, *ModeReady* and *TxReady* interrupts warn the uC that the transmitter is ready to transmit data

- In Continuous mode, the preamble bits preceding the payload can be applied on the DIO2/DATA pin immediately after any of these interrupts have fired. The DCLK signal, activated on pin DIO1/DCLK can also be used to start toggling the DATA pin, as described on Figure 29.
- <u>In Packet mode</u>, the SX1231 will automatically modulate the RF signal with preamble bytes as soon as *TxReady* or *ModeReady* happen. The actual packet transmission (starting with the number of preambles specified in *PreambleSize*) will start when the *TxStartCondition* is fulfilled.

## 4.2.3. Receiver Startup Time

The receiver startup time TS\_RE, only depends on the receiver bandwidth effective at the time of startup. When AFC is enabled (*AfcAutoOn*=1), *AfcBw* should be used instead of *RxBw* to extract the receiver startup time:

## 4.3. Top Level Sequencer

Depending on the application, it is desirable to be able to change the mode of the circuit according to a predefined sequence without access to the serial interface. Listen mode and Auto Modes as defined in RF69 are example of such predefined sequences. In order to define different sequences or scenarios a user-programmable state machine, called Top Level Sequencer (Sequencer in short), can automatically control the chip modes.

The Sequencer is activated by setting SequencerStart in RegSeqConfig1 to 1 in Sleep or Standby mode.

It is also possible to force the Idle state of the Sequencer by setting SequencerStop to 1 at any time.

## 4.3.1. Sequencer States

The Sequencer takes control of the chip operation over 7 possible states:

## Table 21 Sequencer States

Sequencer State	Description
SequencerIdle State	The Sequencer is not activated. Sending a SequencerStart command will launch it.  Note: the Idle state of the Sequencer is independant of the actual chip Mode. For example, the Sequencer can be Idle, whilst the chip is in Rx mode.  When coming from a LowPower request, the Sequencer will be Idle in Sleep mode.
WaitFifo State	The Sequencer waits for FifoThreshold interrupt before entering the Transmit state.
LowPower State	The chip is in low-power mode, either Standby or Sleep, as defined in SequencerLowPowerState. The Sequencer waits only for the Timer1 interrupt.
Transmit State	The transmitter in on.
Receive State	The receiver in on.
PacketReceived State	The receiver is on and a packet has been received. It is stored in the FIFO.
ReceiveRestart State	The receiver is re-started, for example to start a new AGC and/or AFC after a valid packet reception.

## 4.3.2. Sequencer Transitions

The transitions between states are listed in the forthcoming table.

Table 22 Sequencer Transition Options

Variable	Transition
SequencerTransitionFromIdle	Control state-machine transition from the <b>Idle</b> state: 00: to <b>LowPower</b> or <b>Idle</b> state on a <i>SequencerStart</i> command, depending on SequencerLowPowerState 01: to <b>Receive</b> state on a <i>SequencerStart</i> command 10: to <b>Transmit</b> state on a <i>SequencerStart</i> command 11: to <b>WaitForFifo</b> on a <i>SequencerStart</i> command
SequencerLowPowerState	Defines the low power state of the Sequencer, reached at the end of any action (transmission, reception, etc) 0: to Idle state 1: to LowPower state
SequencerTransitionFromLowPower	Control the Sequencer transition from the <b>LowPower</b> state: 0: to <b>Transmit</b> state on a Timer 1 interrupt 1: to <b>Receive</b> state on a Timer 1 interrupt
SequencerTransitionFromTransmit	Control the Sequencer transition from the <b>Transmit</b> state: 0: to <b>LowPower or Idle state</b> on a <i>PacketSent</i> interrupt, depending on <i>SequencerLowPowerState</i> 1: to <b>Receive state</b> on a <i>PacketSent</i> interrupt
SequencerTransitionFromReceive	Control the Sequencer transition from the <b>Receive</b> state 000 and 111: unused 001: to <b>PacketReceived</b> state on a <i>PayloadReady</i> interrupt 010: to <b>LowPower or Idle</b> state on a <i>PayloadReady</i> interrupt, depending on <i>SequencerLowPowerState</i> 011: to <b>PacketReceived</b> state on a <i>CrcOk</i> interrupt. If the CRC is disabled the <i>PayloadReady</i> interrupt, firing when enough bytes are received, will drive the Sequencer to the PacketReceived state, too. 100: to <b>Idle</b> state on a <i>Rssi</i> interrupt 101: to <b>Idle</b> state on a <i>SyncAddress</i> interrupt 110: to <b>Idle</b> state on a <i>PreambleDetect</i> interrupt Irrespective of this setting, transition to <b>LowPower or Idle state</b> on a Timer2 interrupt, depending on <i>SequencerLowPowerState</i>
SequencerTransitionFromRxTimeout	Control the state-machine transition from the <b>Receive</b> state on a <i>RxTimeout</i> interrupt (and on <i>PayloadReady</i> if SequencerTransitionFromReceive = 011): 00: to <b>ReceiveRestart</b> 01: to <b>Transmit</b> 10: to <b>LowPower or Idle</b> state, depending on <i>SequencerLowPowerState</i> 11: to <b>Idle</b> state
SequencerTransitionFromPacketReceived	Control the state-machine transition from the <b>PacketReceived</b> state: 000: to Idle state 001: to Transmit on a <i>FifoEmpty</i> interrupt 010: to <b>LowPower or Idle</b> state on <i>FifoEmpty</i> , depending on <i>SequencerLowPowerState</i> 011: to Receive via FS mode, if frequency was changed 100: to Receive state (no frequency change)

Two timers (Timer1 and Timer2) are also available in order to define periodic sequences.

Table 23 Sequencer Timer Settings

Variable	Description
Timer1Resolution	Resolution of Timer1 00: disabled 01: 64 us 10: 4.1 ms 11: 262 ms
Timer2Resolution	Resolution of Timer2 00: disabled 01: 64 us 10: 4.1 ms 11: 262 ms
Timer1Coefficient	Multiplying coefficient for Timer1
Timer2Coefficient	Multiplying coefficient for Timer2

The Sequencer is very flexible, and takes many duties off the microcontroller. Possible scenarii include Listen Mode, Listen Before Talk, Automatic Acknowledgment, Beacon transmitter...

The following figures show the possible transitions from each Sequencer State. The initial state is highlighted in green, and final states are in grey; transition conditions, represented by an arrow, are described in a blue text box.




Figure 16. Sequencer Transitions From Idle State





Figure 17. Sequencer Transitions From LowPower State






Figure 19. Sequencer Transitions From ReceiveRestart State




Figure 20. Sequencer Transitions From PacketReceived State

Figure 21. Sequencer Transitions From Transmit State

## 4.3.3. Example Sequence: Listen Mode

In this mode, the circuit spends most of the time in a Sleep mode, during which only the RC oscillator is on. Periodically the receiver wakes up and looks for incoming signal. If a wanted signal is detected, the receiver is kept on and data are analyzed. Otherwise, if there was no wanted signal for a defined period of time, the receiver is switched off until the next Hx period.

The simplified timing diagram of this procedure is given in Figure 22.




Figure 22. Listen mode Sequence (no wanted signal)

The durations of the Idling and Receive periods can be programmed using *Timer1* and *Timer2* respectively.

The criteria taken for detecting the presence of a wanted signal and for deciding to maintain the receiver on are defined in the variable *SequencerTransitionFromReceive*.

One possible scenario, is when the circuit leaves the RF polling sequence and stays in Receive mode as long as the user doesn't switch modes.

The packet acceptance criteria is, for example, detection of a valid Preamble thanks to the *PreambleDetect* interrupt.

This example is achieved by programming the Sequencer as follows:

Table 24 Listen Mode Example Scenario

Variable	Effect
SequencerLowPowerMode	1: Sleep mode (with RC oscillator running)
SequencerTransitionFromIdle	00: to LowPower state on a SequencerStart command
SequencerLowPowerState	0: to LowPower state
SequencerTransitionFromLowPower	0: to Receive State if a Timer1 interrupt occurs
SequencerTransitionFromReceive	110: to Idle on a <i>PreambleDetect</i> interrupt: the receiver stay on but the Sequencer is Idle. Implicit: to LowPower state on a Timer2 interrupt
SequencerTransitionFromRxTimeout	00: to Receive state after a restart


## 5. Data Processing

#### 5.1. Overview

## 5.1.1. Block Diagram

Figure below illustrates the RFM66 data processing circuit. Its role is to interface the data to/from the modulator/demodulator and the uC access points (SPI and DIO pins). It also controls all the configuration registers.

The circuit contains several control blocks which are described in the following paragraphs.



Potential datapaths (data operation mode dependant)

Figure 23. RFM66 Data Processing Conceptual View

The RFM66 implements several data operation modes, each with their own data path through the data processing section. Depending on the data operation mode selected, some control blocks are active whilst others remain disabled.

#### 5.1.2. Data Operation Modes

The RFM66 has two different data operation modes selectable by the user:

- Continuous mode: each bit transmitted or received is accessed in real time at the DIO2/DATA pin. This mode may be used if adequate external signal processing is available.
- Packet mode (recommended): user only provides/retrieves payload bytes to/from the FIFO. The packet is automatically built with preamble, Sync word, and optional CRC and DC-free encoding schemes The reverse operation is performed in reception. The uC processing overhead is hence significantly reduced compared to Continuous mode. Depending on the optional features activated (CRC, etc) the maximum payload length is limited to 255, 2047 bytes or unlimited.

Each of these data operation modes is fully described in the following sections.

# 5.2. Control Block Description

#### 5.2.1. SPI Interface

The SPI interface gives access to the configuration register via a synchronous full-duplex protocol corresponding to CPOL = 0 and CPHA = 0 in Motorola/Freescale nomenclature. Only the slave side is implemented.

Three access modes to the registers are provided:

- SINGLE access: an address byte followed by a data byte is sent for a write access whereas an address byte is sent and a read byte is received for the read access. The NSS pin goes low at the begin of the frame and goes high after the data byte.
- BURST access: the address byte is followed by several data bytes. The address is automatically incremented internally between each data byte. This mode is available for both read and write accesses. The NSS pin goes low at the beginning of the frame and stay low between each byte. It goes high only after the last byte transfer.
- FIFO access: if the address byte corresponds to the address of the FIFO, then succeeding data byte will address the FIFO. The address is not automatically incremented but is memorized and does not need to be sent between each data byte. The NSS pin goes low at the beginning of the frame and stay low between each byte. It goes high only after the last byte transfer.

Figure below shows a typical SPI single access to a register.




Figure 24. SPI Timing Diagram (single access)

MOSI is generated by the master on the falling edge of SCK and is sampled by the slave (i.e. this SPI interface) on the rising edge of SCK. MISO is generated by the slave on the falling edge of SCK.

A transfer always starts by the NSS pin going low. MISO is high impedance when NSS is high.

The first byte is the address byte. It is made of:

- wnr bit, which is 1 for write access and 0 for read access
- 7 bits of address, MSB first

The second byte is a data byte, either sent on MOSI by the master in case of a write access, or received by the master on MISO in case of read access. The data byte is transmitted MSB first.

Proceeding bytes may be sent on MOSI (for write access) or received on MISO (for read access) without rising NSS and re-sending the address. In FIFO mode, if the address was the FIFO address then the bytes will be written / read at the FIFO address. In Burst mode, if the address was not the FIFO address, then it is automatically incremented at each new byte received.

The frame ends when NSS goes high. The next frame must start with an address byte. The SINGLE access mode is actually a special case of FIFO / BURST mode with only 1 data byte transferred.

During the write access, the byte transferred from the slave to the master on the MISO line is the value of the written register before the write operation.

#### 5.2.2. FIFO

#### 5.2.2.1. Overview and Shift Register (SR)

In packet mode of operation, both data to be transmitted and that has been received are stored in a configurable FIFO (First In First Out) device. It is accessed via the SPI interface and provides several interrupts for transfer management.

The FIFO is 1 byte wide hence it only performs byte (parallel) operations, whereas the demodulator functions serially. A shift register is therefore employed to interface the two devices. In transmit mode it takes bytes from the FIFO and outputs them serially (MSB first) at the programmed bit rate to the modulator. Similarly, in Rx the shift register gets bit by bit data from the demodulator and writes them byte by byte to the FIFO. This is illustrated in figure below.




Figure 25. FIFO and Shift Register (SR)

Note When switching to Sleep mode, the FIFO can only be used once the ModeReady flag is set (quasi immediate from all modes except from Tx)

#### 5.2.2.2. Size

The FIFO size is fixed to 64 bytes.

#### 5.2.2.3. Interrupt Sources and Flags

- FifoEmpty: FifoEmpty interrupt source is high when byte 0, i.e. whole FIFO, is empty. Otherwise it is low. Note that when retrieving data from the FIFO, FifoEmpty is updated on NSS falling edge, i.e. when FifoEmpty is updated to low state the currently started read operation must be completed. In other words, FifoEmpty state must be checked after each read operation for a decision on the next one (FifoEmpty = 0: more byte(s) to read; FifoEmpty = 1: no more byte to read).
- FifoFull: FifoFull interrupt source is high when the last FIFO byte, i.e. the whole FIFO, is full. Otherwise it is low.
- FifoOverrunFlag: FifoOverrunFlag is set when a new byte is written by the user (in Tx or Standby modes) or the SR (in Rx mode) while the FIFO is already full. Data is lost and the flag should be cleared by writing a 1, note that the FIFO will also be cleared.
- PacketSent: PacketSent interrupt source goes high when the SR's last bit has been sent.
- FifoLevel: Threshold can be programmed by FifoThreshold in RegFifoThresh. Its behavior is illustrated in figure below.




Figure 26. FifoLevel IRQ Source Behavior

- Note FifoLevel interrupt is updated only after a read or write operation on the FIFO. Thus the interrupt cannot be dynamically updated by only changing the FifoThreshold parameter
  - FifoLevel interrupt is valid as long as FifoFull does not occur. An empty FIFO will restore its normal operation

## 5.2.2.4. FIFO Clearing

Table below summarizes the status of the FIFO when switching between different modes

Table 25 Status of FIFO when Switching Between Different Modes of the Chip

From	То	FIFO status	Comments
Stdby	Sleep	Not cleared	
Sleep	Stdby	Not cleared	
Stdby/Sleep	Tx	Not cleared	To allow the user to write the FIFO in Stdby/Sleep before Tx
Stdby/Sleep	Rx	Cleared	
Rx	Tx	Cleared	
Rx	Stdby/Sleep	Not cleared	To allow the user to read FIFO in Stdby/Sleep mode after Rx
Tx	Any	Cleared	

## 5.2.3. Sync Word Recognition

#### 5.2.3.1. Overview

Sync word recognition (also called Pattern recognition) is activated by setting *SyncOn* in *RegSyncConfig*. The bit synchronizer must also be activated in Continuous mode (automatically done in Packet mode).

The block behaves like a shift register; it continuously compares the incoming data with its internally programmed Sync word and sets *SyncAddressMatch* when a match is detected. This is illustrated in Figure 27 below.




Figure 27. Sync Word Recognition

During the comparison of the demodulated data, the first bit received is compared with bit 7 (MSB) of *RegSyncValue1* and the last bit received is compared with bit 0 (LSB) of the last byte whose address is determined by the length of the Sync word.

When the programmed Sync word is detected the user can assume that this incoming packet is for the node and can be processed accordingly.

SyncAddressMatch is cleared when leaving Rx or FIFO is emptied.

#### 5.2.3.2. Configuration

- Size: Sync word size can be set from 1 to 8 bytes (i.e. 8 to 64 bits) via *SyncSize* in *RegSyncConfig*. In Packet mode this field is also used for Sync word generation in Tx mode.
- Value: The Sync word value is configured in *SyncValue*(63:0). In Packet mode this field is also used for Sync word generation in Tx mode.

Note SyncValue choices containing 0x00 bytes are not allowed

#### 5.2.4. Packet Handler

The packet handler is the block used in Packet mode. Its functionality is fully described in section 5.5.

## 5.2.5. Control

The control block configures and controls the full chip's behavior according to the settings programmed in the configuration registers.

### 5.3. Digital IO Pins Mapping

Six general purpose IO pins are available on the RFM66, and their configuration in Continuous or Packet mode is controlled through *RegDioMapping1* and *RegDioMapping2*.

Table 26 DI	О Мар	ping, C	ontinuous l	Mode				
	Mode	Diox Mapping	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0
	Sleep	00	-	-	-	-	-	-
	4.00	01	-	-	-		-	-
		10	-	-	-	-	-	-
		11		-	-	-	-	-
Ţ	Stdby	00	ClkOut	TempChange/ LowBat	-	-	-	-
		01	-	-	-	-	-	-
		10	-	-	-	-	-	-
		11	ModeReady	ModeReady	TempChange/ LowBat	-	-	-
	FSRx or	00	ClkOut	TempChange/ LowBat	-	-	-	-
	FSTx	01	PIILock	PIILock	-	-	-	-
		10	-	-	AutoMode	-	-	-
		11	ModeReady	ModeReady	TempChange/ LowBat	-	-	-
	Rx	00	ClkOut	TempChange/ LowBat	Timeout	Data	Dclk	SyncAddress
		01	PllLock	PllLock	Rssi/ PreambleDetect	Data	Rssi/ PreambleDetect	Rssi/ PreambleDetect
		10	Rssi/ PreambleDetect	TimeOut	-	Data	-	RxReady
		11	ModeReady	ModeReady	TempChange/ LowBat	Data	-	-
ſ	Tx	00	ClkOut	TempChange/ LowBat	-	Data	Dclk	TxReady
		01	PIILock	PIILock	-	Data	-	-
		10	-	-	-	Data	-	-
		11	ModeReady	ModeReady	TempChange/ LowBat	Data	0	0

Table 27 DIO Mapping, Packet Mode

Mode	Diox Mapping	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0
Sleep	00	-	-	FifoEmpty	FifoFull	FifoLevel	-
	01	-	-			FifoEmpty	-
	10	-	-	FifoEmpty	FifoFull	FifoFull	-
	11	•	-	FifoEmpty	FifoFull	-	TempChange/ LowBat
Stdby	00	ClkOut	TempChange/ LowBat	FifoEmpty	FifoFull	FifoLevel	-
	01	-	-	-		FifoEmpty	-
	10	-	-	FifoEmpty	FifoFull	FifoFull	-
	11	ModeReady	-	FifoEmpty	FifoFull	-	TempChange/ LowBat
FSRx or	00	ClkOut	TempChange/ LowBat	FifoEmpty	FifoFull	FifoLevel	-
FSTx	01	PIILock	PIILock			FifoEmpty	-
	10	-	-	FifoEmpty	FifoFull	FifoFull	-
	11	ModeReady		FifoEmpty	FifoFull	-	TempChange/ LowBat
Rx	00	ClkOut	TempChange/ LowBat	FifoEmpty	FifoFull	FifoLevel	PayloadReady
	01	PIILock	PIILock	-	RxReady	FifoEmpty	CrcOk
	10	Data	Timeout	FifoEmpty	Timeout	FifoFull	-
	11	ModeReady	Rssi/ PreambleDetect	FifoEmpty	SyncAddress	-	TempChange/ LowBat
Tx	00	ClkOut	TempChange/ LowBat	FifoEmpty	FifoFull	FifoLevel	PacketSent
	01	PIILock	PIILock	TxReady	-	FifoEmpty	-
	10	Data	-	FifoEmpty	FifoFull	FifoFull	-
	11	ModeReady	-	FifoEmpty	FifoFull	-	TempChange/ LowBat

Note Received Data is shown on the Data signal when RxReady arises

### 5.4. Continuous Mode

## 5.4.1. General Description

As illustrated in Figure 28, in Continuous mode the NRZ data to (from) the (de)modulator is directly accessed by the uC on the bidirectional DIO2/DATA pin. The FIFO and packet handler are thus inactive.




Figure 28. Continuous Mode Conceptual View

## 5.4.2. Tx Processing

In Tx mode, a synchronous data clock for an external uC is provided on DIO1/DCLK pin. Clock timing with respect to the data is illustrated in Figure 29. DATA is internally sampled on the rising edge of DCLK so the uC can change logic state anytime outside the grayed out setup/hold zone.




Figure 29. Tx Processing in Continuous Mode

Note the use of DCLK is required when the modulation shaping is enabled (see section 3.4.5).

## 5.4.3. Rx Processing

If the bit synchronizer is disabled, the raw demodulator output is made directly available on DATA pin and no DCLK signal is provided.

Conversely, if the bit synchronizer is enabled, synchronous cleaned data and clock are made available respectively on DIO2/DATA and DIO1/DCLK pins. DATA is sampled on the rising edge of DCLK and updated on the falling edge as illustrated below.




Figure 30. Rx Processing in Continuous Mode

Note in Continuous mode it is always recommended to enable the bit synchronizer to clean the DATA signal even if the DCLK signal is not used by the uC (bit synchronizer is automatically enabled in Packet mode).

### 5.5. Packet Mode

### 5.5.1. General Description

In Packet mode the NRZ data to (from) the (de)modulator is not directly accessed by the uC but stored in the FIFO and accessed via the SPI interface.

In addition, the RFM66 packet handler performs several packet oriented tasks such as Preamble and Sync word generation, CRC calculation/check, whitening/dewhitening of data, Manchester encoding/decoding, address filtering, etc. This simplifies software and reduces uC overhead by performing these repetitive tasks within the RF chip itself.

Another important feature is ability to fill and empty the FIFO in Sleep/Stdby mode, ensuring optimum power consumption and adding more flexibility for the software.




Figure 31. Packet Mode Conceptual View

Note The Bit Synchronizer is automatically enabled in Packet mode.

### 5.5.2. Packet Format

### 5.5.2.1. Fixed Length Packet Format

Fixed length packet format is selected when bit *PacketFormat* is set to 0 and *PayloadLength* is set to any value greater than 0.

In applications where the packet length is fixed in advance, this mode of operation may be of interest to minimize RF overhead (no length byte field is required). All nodes, whether Tx only, Rx only, or Tx/Rx should be programmed with the same packet length value.

The length of the payload is limited to 2047 bytes.

The length programmed in *PayloadLength* relates only to the payload which includes the message and the optional address byte. In this mode, the payload must contain at least one byte, i.e. address or message byte.

An illustration of a fixed length packet is shown below. It contains the following fields:

- Preamble (1010...)
- Sync word (Network ID)
- Optional Address byte (Node ID)
- Message data
- Optional 2-bytes CRC checksum




Figure 32. Fixed Length Packet Format

## 5.5.2.2. Variable Length Packet Format

Variable length packet format is selected when bit PacketFormat is set to 1.

This mode is useful in applications where the length of the packet is not known in advance and can vary over time. It is then necessary for the transmitter to send the length information together with each packet in order for the receiver to operate properly.

In this mode the length of the payload, indicated by the length byte, is given by the first byte of the FIFO and is limited to 255 bytes. Note that the length byte itself is not included in its calculation. In this mode, the payload must contain at least 2 bytes, i.e. length + address or message byte.

An illustration of a variable length packet is shown below. It contains the following fields:

- Preamble (1010...)
- Sync word (Network ID)
- Length byte
- Optional Address byte (Node ID)
- Message data

#### Optional 2-bytes CRC checksum




Figure 33. Variable Length Packet Format

#### 5.5.2.3. Unlimited Length Packet Format


Unlimited length packet format is selected when bit PacketFormat is set to 0 and PayloadLength is set to 0.

The user can then transmit and receive packet of arbitrary length and *PayloadLength* register is not used in Tx/Rx modes for counting the length of the bytes transmitted/received.

In Tx the data is transmitted depending on the TxStartCondition bit. On the Rx side the data processing features like Address filtering, Manchester encoding and data whitening are not available if the sync pattern length is set to zero (SyncOn = 0). The filling of the FIFO in this case can be controlled by the bit FifoFillCondition. The CRC detection in Rx is also not supported in this mode of the packet handler, however CRC generation in Tx is operational. The interrupts like CrcOk & PayloadReady are not available either.

An unlimited length packet shown in is made up of the following fields:

- Preamble (1010...).
- Sync word (Network ID).
- Optional Address byte (Node ID).
- Message data
- Optional 2-bytes CRC checksum (Tx only)



## Figure 34. Unlimited Length Packet Format

## 5.5.3. Tx Processing

In Tx mode the packet handler dynamically builds the packet by performing the following operations on the payload available in the FIFO:

- Add a programmable number of preamble bytes
- Add a programmable Sync word
- Optionally calculating CRC over complete payload field (optional length byte + optional address byte + message) and appending the 2 bytes checksum.
- Optional DC-free encoding of the data (Manchester or whitening)

Only the payload (including optional address and length fields) is required to be provided by the user in the FIFO.

The transmission of packet data is initiated by the Packet Handler only if the chip is in Tx mode and the transmission condition defined by TxStartCondition is fulfilled. If transmission condition is not fulfilled then the packet handler transmits a preamble sequence until the condition is met. This happens only if the preamble length /= 0, otherwise it transmits a zero or one until the condition is met to transmit the packet data.

The transmission condition itself is defined as:

- if *TxStartCondition* = 1, the packet handler waits until the first byte is written into the FIFO, then it starts sending the preamble followed by the sync word and user payload
- If *TxStartCondition* = 0, the packet handler waits until the number of bytes written in the FIFO is equal to the number defined in *RegFifoThresh* + 1
- If the condition for transmission was already fulfilled i.e. the FIFO was filled in Sleep/Stdby then the transmission of packet starts immediately on enabling Tx

#### 5.5.4. Rx Processing

In Rx mode the packet handler extracts the user payload to the FIFO by performing the following operations:

- Receiving the preamble and stripping it off
- Detecting the Sync word and stripping it off
- Optional DC-free decoding of data
- Optionally checking the address byte
- Optionally checking CRC and reflecting the result on CrcOk.

Only the payload (including optional address and length fields) is made available in the FIFO.

When the Rx mode is enabled the demodulator receives the preamble followed by the detection of sync word. If fixed length packet format is enabled then the number of bytes received as the payload is given by the *PayloadLength* parameter.

In variable length mode the first byte received after the sync word is interpreted as the length of the received packet. The internal length counter is initialized to this received length. The *PayloadLength* register is set to a value which is greater than the maximum expected length of the received packet. If the received length is greater than the maximum length stored in *PayloadLength* register the packet is discarded otherwise the complete packet is received.

Page 58

If the address check is enabled then the second byte received in case of variable length and first byte in case of fixed length is the address byte. If the address matches to the one in the *NodeAddress* field, reception of the data continues otherwise it's stopped. The CRC check is performed if CrcOn = 1 and the result is available in CrcOk indicating that the CRC was successful. An interrupt (PayloadReady) is also generated on DIO0 as soon as the payload is available in the FIFO. The payload available in the FIFO can also be read in Sleep/Standby mode.

If the CRC fails the *PayloadReady* interrupt is not generated and the FIFO is cleared. This function can be overridden by setting *CrcAutoClearOff* = 1, forcing the availability of *PayloadReady* interrupt and the payload in the FIFO even if the CRC fails.

## 5.5.5. Handling Large Packets

When *PayloadLength* exceeds FIFO size (64 bytes) whether in fixed, variable or unlimited length packet format, in addition to *PacketSent* in Tx and *PayloadReady* or *CrcOk* in Rx, the FIFO interrupts/flags can be used as described below:

#### ■ For Tx:

FIFO can be prefilled in Sleep/Standby but must be refilled "on-the-fly" during Tx with the rest of the payload.

- 1) Prefill FIFO (in Sleep/Standby first or directly in Tx mode) until FifoThreshold or FifoFull is set
- 2) In Tx, wait for *FifoThreshold* or *FifoEmpty* to be set (i.e. FIFO is nearly empty)
- 3) Write bytes into the FIFO until FifoThreshold or FifoFull is set.
- 4) Continue to step 2 until the entire message has been written to the FIFO (*PacketSent* will fire when the last bit of the packet has been sent).

#### ■ For Rx:

FIFO must be unfilled "on-the-fly" during Rx to prevent FIFO overrun.

- 1) Start reading bytes from the FIFO when FifoEmpty is cleared or FifoThreshold becomes set.
- 2) Suspend reading from the FIFO if FifoEmpty fires before all bytes of the message have been read
- 3) Continue to step 1 until PayloadReady or CrcOk fires
- 4) Read all remaining bytes from the FIFO either in Rx or Sleep/Standby mode

### 5.5.6. Packet Filtering

The RFM66 packet handler offers several mechanisms for packet filtering, ensuring that only useful packets are made available to the uC, reducing significantly system power consumption and software complexity.

#### 5.5.6.1. Sync Word Based

Sync word filtering/recognition is used for identifying the start of the payload and also for network identification. As previously described, the Sync word recognition block is configured (size, value) in *RegSyncConfig* and *RegSyncValue(i)* registers. This information is used, both for appending Sync word in Tx, and filtering packets in Rx.

Every received packet which does not start with this locally configured Sync word is automatically discarded and no interrupt is generated.

When the Sync word is detected, payload reception automatically starts and SyncAddressMatch is asserted.

Note Sync Word values containing 0x00 byte(s) are forbidden

5.5.6.2. Address Based

Address filtering can be enabled via the *AddressFiltering* bits. It adds another level of filtering, above Sync word (i.e. Sync must match first), typically useful in a multi-node networks where a network ID is shared between all nodes (Sync word) and each node has its own ID (address).

Two address based filtering options are available:

- AddressFiltering = 01: Received address field is compared with internal register NodeAddress. If they match then the packet is accepted and processed, otherwise it is discarded.
- AddressFiltering = 10: Received address field is compared with internal registers NodeAddress and BroadcastAddress.
  - If either is a match, the received packet is accepted and processed, otherwise it is discarded. This additional check with a constant is useful for implementing broadcast in a multi-node networks

Please note that the received address byte, as part of the payload, is not stripped off the packet and is made available in the FIFO. In addition, *NodeAddress* and *AddressFiltering* only apply to Rx. On Tx side, if address filtering is expected, the address byte should simply be put into the FIFO like any other byte of the payload.

As address filtering requires a Sync word match, both features share the same interrupt flag SyncAddressMatch.

#### 5.5.6.3. Length Based

In variable length Packet mode, *PayloadLength* must be programmed with the maximum payload length permitted. If received length byte is smaller than this maximum then the packet is accepted and processed, otherwise it is discarded.

Please note that the received length byte, as part of the payload, is not stripped off the packet and is made available in the FIFO.

To disable this function the user should set the value of the PayloadLength to 2047.

#### 5.5.6.4. CRC Based

The CRC check is enabled by setting bit *CrcOn* in *RegPacketConfig1*. It is used for checking the integrity of the message.

- On Tx side a two byte CRC checksum is calculated on the payload part of the packet and appended to the end of the message
- On Rx side the checksum is calculated on the received payload and compared with the two checksum bytes received. The result of the comparison is stored in bit CrcOk.

By default, if the CRC check fails then the FIFO is automatically cleared and no interrupt is generated. This filtering function can be disabled via *CrcAutoClearOff* bit and in this case, even if CRC fails, the FIFO is not cleared and only *PayloadReady* interrupt goes high. Please note that in both cases, the two CRC checksum bytes are stripped off by the packet handler and only the payload is made available in the FIFO.

Two CRC implementations are selected with bit *CrcWhiteningType*.

Table 28 CRC Description

Crc Type	CrcWhiteningType	Polynomial	Seed Value	Complemented
CCITT	0 (default)	$X^{16} + X^{12} + X^5 + 1$	0x1D0F	Yes
IBM	1	$X^{16} + X^{15} + X^2 + 1$	0xFFFF	No

A C code implementation of each CRC type is proposed in Application Section 7.

#### 5.5.7. DC-Free Data Mechanisms

The payload to be transmitted may contain long sequences of 1's and 0's, which introduces a DC bias in the transmitted signal. The radio signal thus produced has a non uniform power distribution over the occupied channel bandwidth. It also introduces data dependencies in the normal operation of the demodulator. Thus it is useful if the transmitted data is random and DC free.

For such purposes, two techniques are made available in the packet handler: Manchester encoding and data whitening.

Note Only one of the two methods can be enabled at a time.

#### 5.5.7.1. Manchester Encoding

Manchester encoding/decoding is enabled if *DcFree* = 01 and can only be used in Packet mode.

The NRZ data is converted to Manchester code by coding '1' as "10" and '0' as "01".

In this case, the maximum chip rate is the maximum bit rate given in the specifications section and the actual bit rate is half the chip rate.

Manchester encoding and decoding is only applied to the payload and CRC checksum while preamble and Sync word are kept NRZ. However, the chip rate from preamble to CRC is the same and defined by *BitRate* in *RegBitRate* (Chip Rate = Bit Rate NRZ = 2 x Bit Rate Manchester).

Manchester encoding/decoding is thus made transparent for the user, who still provides/retrieves NRZ data to/from the FIFO.

		1/BR	S	ync						1/BR		Pa	yload	k				
RF chips @ BR	 1	1	1	0	1	0	0	1	0	0	1	0	1	1	0	1	0	
User/NRZ bits Manchester OFF	 1	1	1	υ	1	υ	υ	1	U	U	1	U	1	1	U	1	U	
User/NRZ bits Manchester ON	 1	1	1	U	1	υ	υ	-		(	)	(	J		1		1	

Figure 35. Manchester Encoding/Decoding

#### 5.5.7.2. Data Whitening

Another technique called whitening or scrambling is widely used for randomizing the user data before radio transmission. The data is whitened using a random sequence on the Tx side and de-whitened on the Rx side using the same sequence. Comparing to Manchester technique it has the advantage of keeping NRZ data rate i.e. actual bit rate is not halved.

The whitening/de-whitening process is enabled if *DcFree* = 10. A 9-bit LFSR is used to generate a random sequence. The payload and 2-byte CRC checksum is then XORed with this random sequence as shown below. The data is de-whitened on the receiver side by XORing with the same random sequence.

Payload whitening/de-whitening is thus made transparent for the user, who still provides/retrieves NRZ data to/from the FIFO.




Figure 36. Data Whitening Polynomial

#### 5.5.8. Beacon Tx Mode

In some short range wireless network topologies a repetitive message, also known as beacon, is transmitted periodically by a transmitter. The Beacon Tx mode allows for the re-transmission of the same packet without having to fill the FIFO multiple times with the same data.

When BeaconOn in RegPacketConfig2 is set to 1, the FIFO can be filled only once in Sleep or Stdby mode with the required payload.

After a first transmission, *FifoEmpty* will go high as usual, but the FIFO content will be restored when the chip exits Transmit mode. *FifoEmpty*, *FifoFull* and *FifoLevel* flags are also restored.

This feature is only available in Fixed packet format, with the Payload Length smaller than the FIFO size.

The Beacon Tx mode is exited by setting BeaconOn to 0, and clearing the FIFO by setting FifoOverrun to 1.

# 5.6. io-homecontrol® Compatibility Mode

The RFM66 features a io-homecontrol<sup>®</sup> compatibility mode. Please contact your local Semtech representative for details on its implementation.

#### \_\_\_ \_\_

# 6. Description of the Registers

## 6.1. Register Table Summary

Table 29 Registers Summary

Address	Register Name	Reset (built-in)	Default (recom mended)	Description
0x00	RegFifo	0x	00	FIFO read/write access
0x01	RegOpMode	0x	01	Operating modes of the transceiver
0x02	RegBitrateMsb	0x	1A	Bit Rate setting, Most Significant Bits
0x03	RegBitrateLsb	0x	0B	Bit Rate setting, Least Significant Bits
0x04	RegFdevMsb	0x	00	Frequency Deviation setting, Most Significant Bits
0x05	RegFdevLsb	0x	52	Frequency Deviation setting, Least Significant Bits
0x06	RegFrfMsb	0x	E4	RF Carrier Frequency, Most Significant Bits
0x07	RegFrfMid	0x	C0	RF Carrier Frequency, Intermediate Bits
0x08	RegFrfLsb	0x	00	RF Carrier Frequency, Least Significant Bits
0x09	RegPaConfig	0x	0F	PA selection and Output Power control
0x0A	RegPaRamp	0x	19	Control of the PA ramp time in FSK, low phase noise PLL
0x0B	RegOcp	0x	2B	Over Current Protection control
0x0C	RegLna	0x	20	LNA settings
0x0D	RegRxConfig	0x	08	Control of the AFC, AGC, Collision detector
0x0E	RegRssiConfig	0x	02	RSSI-related settings
0x0F	RegRssiCollision	0x	0A	RSSI setting of the Collision detector
0x10	RegRssiThresh	0x	FF	RSSI Threshold control
0x11	RegRssiValue		-	RSSI value in dBm
0x12	RegRxBw	0x	:15	Channel Filter BW Control
0x13	RegAfcBw	0x	0B	Channel Filter BW control during the AFC
0x14	RegOokPeak	0x	28	OOK demodulator selection and control in peak mode
0x15	RegOokFix	0x	0C	Fixed threshold control of the OOK demodulator
0x16	RegOokAvg	0x	12	Average threshold control of the OOK demodulator
0x17	Reserved17	0x47		-
0x18	Reserved18	0x	32	-
0x19	Reserved19	0x	3E	-

Address	Register Name	Reset (built-in)	Default (recom mended)	Description		
0x1A	RegAfcFei	0x	00	AFC and FEI control		
0x1B	RegAfcMsb	0x	00	MSB of the frequency correction of the AFC		
0x1C	RegAfcLsb	0x	00	LSB of the frequency correction of the AFC		
0x1D	RegFeiMsb	0x	00	MSB of the calculated frequency error		
0x1E	RegFeiLsb	0x	00	LSB of the calculated frequency error		
0x1F	RegPreambleDetect	0x	40	Settings of the Preamble Detector		
0x20	RegRxTimeout1	0x	00	Timeout duration between Rx request and RSSI detection		
0x21	RegRxTimeout2	0x	00	Timeout duration between RSSI detection and PayloadReady		
0x22	RegRxTimeout3	0x	00	Timeout duration between RSSI and SyncAddress		
0x23	RegRxDelay	0x	00	Delay between Rx cycles		
0x24	RegOsc	0x	05	RC Oscillators Settings, CLKOUT frequency		
0x25	RegPreambleMsb	0x	00	Preamble length, MSB		
0x26	RegPreambleLsb	0x	03	Preamble length, LSB		
0x27	RegSyncConfig	0x	93	Sync Word Recognition control		
0x28-0x2F	RegSyncValue1-8	0x	55	Sync Word bytes, 1 through 8		
0x30	RegPacketConfig1	0x	90	Packet mode settings		
0x31	RegPacketConfig2	0x	40	Packet mode settings		
0x32	RegPayloadLength	0x	40	Payload length setting		
0x33	RegNodeAdrs	0x	00	Node address		
0x34	RegBroadcastAdrs	0x	00	Broadcast address		
0x35	RegFifoThresh	0x	0F	Fifo threshold, Tx start condition		
0x36	RegSeqConfig1	0x	00	Top level Sequencer settings		
0x37	RegSeqConfig2	0x	00	Top level Sequencer settings		
0x38	RegTimerResol	0x	00	Timer 1 and 2 resolution control		
0x39	RegTimer1Coef	0xF5		Timer 1 setting		
0x3A	RegTimer2Coef	0x20		Timer 2 setting		
0x3B	RegImageCal	0x82		Image calibration engine control		
0x3C	RegTemp			Temperature Sensor value		
0x3D	RegLowBat	0x	02	Low Battery Indicator Settings		
0x3E	ReglrqFlags1	0x	80	Status register: PLL Lock state, Timeout, RSSI > Threshold		

Address	Register Name	Reset (built-in)	Default (recom mended)	Description	
0x3F	ReglrqFlags2	0x	40	Status register: FIFO handling flags, Low Battery detection	
0x40	RegDioMapping1	0x	:00	Mapping of pins DIO0 to DIO3	
0x41	RegDioMapping2	0x	:00	Mapping of pins DIO4 and DIO5, ClkOut frequency	
0x42	RegVersion	0x	:21	Semtech ID relating the silicon revision	
0x43	RegAgcRef	0x	:13		
0x44	RegAgcThresh1	0x0E		Adjustment of the AGC thresholds	
0x45	RegAgcThresh2	0x5B			
0x46	RegAgcThresh3	0xDB			
0x58	RegTcxo	0x	:09	TCXO or XTAL input setting	
0x5A	RegPaDac	0x	:84	Higher power settings of the PA	
0x5C	RegPII	0x	D0	Control of the PLL bandwidth	
0x5E	RegPllLowPn	0xD0		Control of the Low Phase Noise PLL bandwidth	
0x6C	RegFormerTemp	-		Stored temperature during the former IQ Calibration	
0x70	RegBitRateFrac	0x00		Fractional part in the Bit Rate division ratio	
0x42 +	RegTest		-	Internal test registers. Do not overwrite	

## Note

- Reset values are automatically refreshed in the chip at Power On Reset
- Default values are the Semtech recommended register values, optimizing the device operation
- Registers for which the Default value differs from the Reset value are denoted by a \* in the tables of section 4

#### \_\_\_\_\_

# 6.2. Register Map

Convention: r: read, w: write, p:pulse, x:trigger

Table 30 Register Map

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegFifo (0x00)	7-0	Fifo	rwx	0x00	FIFO data input/output
		Re	sisters fo	or Comr	non settings
RegOpMode	7	unused	r	0x00	unused
(0x01)	6-5	ModulationType	rw	0x00	Modulation scheme: $00 \rightarrow FSK$ $01 \rightarrow OOK$ $10 -11 \rightarrow reserved$
	4-3	ModulationShaping	rw	0x00	Data shaping: In FSK: $00 \rightarrow \text{no shaping}$ $01 \rightarrow \text{gaussian filter BT} = 1.0$ $10 \rightarrow \text{gaussian filter BT} = 0.5$ $11 \rightarrow \text{gaussian filter BT} = 0.3$ In OOK: $00 \rightarrow \text{no shaping}$ $01 \rightarrow \text{filtering with } f_{\text{cutoff}} = \text{bit\_rate}$ $10 \rightarrow \text{filtering with } f_{\text{cutoff}} = 2^*\text{bit\_rate}$ (for bit\_rate < 125 kb/s) $11 \rightarrow \text{reserved}$
	2-0	Mode	rwx	0x01	Transceiver modes $000 \rightarrow \text{Sleep mode}$ $001 \rightarrow \text{Stdby mode}$ $010 \rightarrow \text{FS mode TX (FSTx)}$ $011 \rightarrow \text{Transmitter mode (Tx)}$ $100 \rightarrow \text{FS mode RX (FSRx)}$ $101 \rightarrow \text{Receiver mode (Rx)}$ $111 \rightarrow \text{reserved}$ $111 \rightarrow \text{reserved}$
RegBitrateMsb (0x02)	7-0	BitRate(15:8)	rw	0x1a	MSB of Bit Rate (chip rate if Manchester encoding is enabled)
RegBitrateLsb (0x03)	7-0	BitRate(7:0)	rw	0x0b	LSB of bit rate (chip rate if Manchester encoding is enabled) $BitRate = \frac{FXOSC}{BitRate(15.0) + \frac{BitrateFrac}{16}}$ Default value: 4.8 kb/s
RegFdevMsb	7-6	unused	r	0x00	unused
(0x04)	5-0	Fdev(13:8)	rw	0x00	MSB of the frequency deviation
RegFdevLsb (0x05)	7-0	Fdev(7:0)	rw	0x52	LSB of the frequency deviation $Fdev = Fste \ p \times Fdev(15,0)$ Default value: 5 kHz

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegFrfMsb (0x06)	7-0	Frf(23:16)	rw	0xe4	MSB of the RF carrier frequency
RegFrfMid (0x07)	7-0	Frf(15:8)	rw	0xc0	MSB of the RF carrier frequency
RegFrfLsb (0x08)	7-0	Frf(7:0)	rwx	0x00	LSB of RF carrier frequency  Frf = Fstep Frf 23;0  Default value: 915.000 MHz  The RF frequency is taken into account internally only when: - entering FSRX/FSTX modes - re-starting the receiver
		Re	gisters	for the	Transmitter
RegPaConfig (0x09)	7	PaSelect	rw	0x00	Selects PA output pin 0 → RFO pin. Maximum power of +13 dBm 1 → PA_BOOST pin. Maximum power of +20 dBm
	6-4	unused	r	0x00	unused
	3-0	OutputPower	rw	0x0f	Output power setting, with 1dB steps Pout = 2 + OutputPower [dBm] , on PA_BOOST pin Pout = -1 + OutputPower [dBm] , on RFO pin
RegPaRamp	7-5	unused	r	-	unused
(0x0A)	4	LowPnTxPllOff	rw	0x01	Select a higher power, lower phase noise PLL only when the transmitter is used: $0 \rightarrow \text{Standard PLL}$ used in Rx mode, Lower PN PLL in Tx $1 \rightarrow \text{Standard PLL}$ used in both Tx and Rx modes
	3-0	PaRamp	rw	0x09	Rise/Fall time of ramp up/down in FSK $0000 \rightarrow 3.4 \text{ ms}$ $0001 \rightarrow 2 \text{ ms}$ $0010 \rightarrow 1 \text{ ms}$ $0011 \rightarrow 500 \text{ us}$ $0100 \rightarrow 250 \text{ us}$ $0101 \rightarrow 125 \text{ us}$ $0110 \rightarrow 100 \text{ us}$ $0111 \rightarrow 62 \text{ us}$ $1000 \rightarrow 50 \text{ us}$ $1001 \rightarrow 40 \text{ us}$ (d) $1010 \rightarrow 31 \text{ us}$ $1011 \rightarrow 25 \text{ us}$ $1101 \rightarrow 25 \text{ us}$ $1101 \rightarrow 15 \text{ us}$ $1111 \rightarrow 10 \text{ us}$

_	 _	•	_	~	~

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegOcp	7-6	unused	r	0x00	unused
(0x0B)	5	OcpOn	rw	0x01	Enables overload current protection (OCP) for the PA: $0 \rightarrow \text{OCP}$ disabled $1 \rightarrow \text{OCP}$ enabled
	4-0	OcpTrim	rw	0x0b	Trimming of OCP current: $I_{max} = 45 + 5^* \text{OcpTrim [mA] if OcpTrim} <= 15 (120 \text{ mA}) / I_{max} = -30 + 10^* \text{OcpTrim [mA] if } 15 < \text{OcpTrim} <= 27 (130 \text{ to } 240 \text{ mA})$ $I_{max} = 240 \text{mA for higher settings}$ $Default \ I_{max} = 100 \text{mA}$
		R	egisters	s for the	Receiver
RegLna (0x0C)	7-5	LnaGain	rwx	0x01	LNA gain setting:  000 → reserved  001 → G1 = highest gain  010 → G2 = highest gain - 6 dB  011 → G3 = highest gain - 12 dB  100 → G4 = highest gain - 24 dB  101 → G5 = highest gain - 36 dB  110 → G6 = highest gain - 48 dB  111 → reserved  Note:  Reading this address always returns the current LNA gain (which may be different from what had been previously selected if AGC is enabled.
	4-2	-	r	0x00	unused
	1-0	LnaBoost	rw	0x00	Improves the system Noise Figure at the expense of Rx current consumption: 00 → Default setting, meeting the specification 11 → Improved sensitivity

			1		
Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegRxConfig (0x0d)	7	RestartRxOnCollision	rw	0x00	Turns on the mechanism restarting the receiver automatically if it gets saturated or a packet collision is detected $0 \rightarrow No$ automatic Restart $1 \rightarrow Automatic$ restart On
	6	RestartRxWithoutPIILock	wp	0x00	Triggers a manual Restart of the Receiver chain when set to 1. Use this bit when there is no frequency change, RestartRxWithPIILock otherwise.
	5	RestartRxWithPllLock	wp	0x00	Triggers a manual Restart of the Receiver chain when set to 1. Use this bit when there is a frequency change, requiring some time for the PLL to re-lock.
	4	AfcAutoOn	rw	0x00	0  o No AFC performed at receiver startup 1 $ o$ AFC is performed at each receiver startup
	3	AgcAutoOn	rw	0x01	0  ightarrow LNA gain forced by the LnaGain Setting 1 $ ightarrow$ LNA gain is controlled by the AGC
	2	AgcOnPreamble	rw	0x00	When set to 1, the AGC will adjust the LNA gain until the preamble is detected, and fix LNA gain only when on a Preamble is detected. The size of the qualifying preamble is set in <i>PreambleDetectSize</i> .  When set to 0, the AGC will adjust the LNA gain based on RSSI information
	1	StartDemodOnPreamble	rw	0x00	Condition required for the circuit to provide valid data to the baseband
	0	StartDemodOnRssi	rw	0x00	Condition required for the circuit to provide valid data to the baseband
RegRssiConfig (0x0e)	7-3	RssiOffset	rw	0x00	Signed RSSI offset, to compensate for the possible losses/ gains in the front-end (LNA, SAW filter) 1dB / LSB, 2's complement format
	2-0	RssiSmoothing	rw	0x02	Defines the number of samples taken to average the RSSI result: $000 \rightarrow 2 \text{ samples used} \\ 001 \rightarrow 4 \text{ samples used} \\ 010 \rightarrow 8 \text{ samples used} \\ 011 \rightarrow 16 \text{ samples used} \\ 100 \rightarrow 32 \text{ samples used} \\ 101 \rightarrow 64 \text{ samples used} \\ 101 \rightarrow 256 \text{ samples used} \\ 111 \rightarrow 256 \text{ samples used} \\$
RegRssiCollision (0x0f)	7-0	RssiCollisionThreshold	rw	0x0a	Sets the threshold used to consider that an interferer is detected, witnessing a packet collision. 1dB/LSB (only RSSI increase) Default: 10dB
RegRssiThresh (0x10)	7-0	RssiThreshold	rw	0xff	RSSI trigger level for the Rssi interrupt : - RssiThreshold / 2 [dBm]
RegRssiValue (0x11)	7-0	RssiValue	rwx	-	Absolute value of the RSSI in dBm, 0.5dB steps. RSSI = - RssiValue/2 [dBm]

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegRxBw	7	unused	r	-	unused
(0x12)	6-5	reserved	rw	0x00	reserved
	4-3	RxBwMant	rw	0x02	Channel filter bandwidth control: $00 \rightarrow \text{RxBwMant} = 16$ $10 \rightarrow \text{RxBwMant} = 24$ $01 \rightarrow \text{RxBwMant} = 20$ $11 \rightarrow \text{reserved}$
	2-0	RxBwExp	rw	0x05	Channel filter bandwidth control: FSK Mode: $RxBw = \frac{FXOSC}{RxBwMant \ 2^{RxBwExp+2}}$
RegAfcBw	7-5	reserved	rw	0x00	reserved
(0x13)	4-3	RxBwMantAfc	rw	0x01	RxBwMant parameter used during the AFC
	2-0	RxBwExpAfc	rw	0x03	RxBwExp parameter used during the AFC
RegOokPeak	7-6	reserved	rw	0x00	reserved
(0x14)	5	BitSyncOn	rw	0x01	Enables the Bit Synchronizer. 0 → Bit Sync disabled (not possible in Packet mode) 1 → Bit Sync enabled
	4-3	OokThreshType	rw	0x01	Selects the type of threshold in the OOK data slicer: $00 \rightarrow \text{fixed threshold}$ $10 \rightarrow \text{average mode}$ $01 \rightarrow \text{peak mode (default)}$ $11 \rightarrow \text{reserved}$
	2-0	OokPeakTheshStep	rw	0x00	Size of each decrement of the RSSI threshold in the OOK demodulator: $000 \rightarrow 0.5 \text{ dB} \qquad 001 \rightarrow 1.0 \text{ dB} \\ 010 \rightarrow 1.5 \text{ dB} \qquad 011 \rightarrow 2.0 \text{ dB} \\ 100 \rightarrow 3.0 \text{ dB} \qquad 101 \rightarrow 4.0 \text{ dB} \\ 110 \rightarrow 5.0 \text{ dB} \qquad 111 \rightarrow 6.0 \text{ dB}$
RegOokFix (0x15)	7-0	OokFixedThreshold	rw	0x0C	Fixed threshold for the Data Slicer in OOK mode Floor threshold for the Data Slicer in OOK when Peak mode is used
RegOokAvg (0x16)	7-5	OokPeakThreshDec	rw	0x00	Period of decrement of the RSSI threshold in the OOK demodulator: $000 \rightarrow \text{once per chip} \qquad 001 \rightarrow \text{once every 2 chips} \\ 010 \rightarrow \text{once every 4 chips} \qquad 011 \rightarrow \text{once every 8 chips} \\ 100 \rightarrow \text{twice in each chip} \qquad 101 \rightarrow 4 \text{ times in each chip} \\ 110 \rightarrow 8 \text{ times in each chip} \qquad 111 \rightarrow 16 \text{ times in each chip}$
	4	reserved	rw	0x01	reserved
	3-2	OokAverageOffset	rw	0x00	Static offset added to the threshold in average mode in order to reduce glitching activity (OOK only): $00 \rightarrow 0.0 \text{ dB} \qquad 10 \rightarrow 4.0 \text{ dB} \\ 01 \rightarrow 2.0 \text{ dB} \qquad 11 \rightarrow 6.0 \text{ dB}$
	1-0	OokAverageThreshFilt	rw	0x02	Filter coefficients in average mode of the OOK demodulator: $00 \to f_C \approx \text{chip rate} / 32.\pi$ $01 \to f_C \approx \text{chip rate} / 8.\pi$ $10 \to f_C \approx \text{chip rate} / 4.\pi$ $11 \to f_C \approx \text{chip rate} / 2.\pi$

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegRes17 to RegRes19	7-0	reserved	rw	0x47 0x32 0x3E	reserved. Keep the Reset values.
RegAfcFei	7-5	unused	r	-	unused
(0x1a)	4	AgcStart	wp	0x00	Triggers an AGC sequence when set to 1.
	3	reserved	rw	0x00	reserved
	2	unused	-	-	unused
	1	AfcClear	wp	0x00	Clear AFC register set in Rx mode. Always reads 0.
	0	AfcAutoClearOn	rw	0x00	Only valid if AfcAutoOn is set  0 → AFC register is not cleared at the beginning of the automatic AFC phase  1 → AFC register is cleared at the beginning of the automatic AFC phase
RegAfcMsb (0x1b)	7-0	AfcValue(15:8)	rwx	0x00	MSB of the AfcValue, 2's complement format. Can be used to overwrite the current AFC value
RegAfcLsb (0x1c)	7-0	AfcValue(7:0)	rwx	0x00	LSB of the AfcValue, 2's complement format. Can be used to overwrite the current AFC value
RegFeiMsb (0x1d)	7-0	FeiValue(15:8)	rwx	-	MSB of the measured frequency offset, 2's complement
RegFeiLsb (0x1e)	7-0	FeiValue(7:0)	rwx	-	LSB of the measured frequency offset, 2's complement Frequency error = FeiValue x Fstep
RegPreambleDete ct (0x1f)	7	PreambleDetectorOn	rw	0x00	Enables Preamble detector when set to 1. The AGC settings supersede this bit during the startup / AGC phase. $0 \rightarrow \text{Turned off}$ 1 $\rightarrow \text{Turned on}$
	6-5	PreambleDetectorSize	rw	0x02	Number of Preamble bytes to detect to trigger an interrupt $00 \rightarrow 1$ byte $10 \rightarrow 3$ bytes $01 \rightarrow 2$ bytes $11 \rightarrow \text{Reserved}$
	4-0	PreambleDetectorTol	rw	0x00	Number or chip errors tolerated over PreambleDetectorSize. 4 chips per bit.
RegRxTimeout1 (0x20)	7-0	TimeoutRxRssi	rw	0x00	Timeout interrupt is generated TimeoutRxRssi*16*T <sub>bit</sub> after switching to Rx mode if Rssi interrupt doesn't occur (i.e. RssiValue > RssiThreshold) 0x00: TimeoutRxRssi is disabled
RegRxTimeout2 (0x21)	7-0	TimeoutRxPreamble	rw	0x00	Timeout interrupt is generated TimeoutRxPreamble*16*T <sub>bit</sub> after switching to Rx mode if Preamble interrupt doesn't occur 0x00: TimeoutRxPreamble is disabled
RegRxTimeout3 (0x22)	7-0	TimeoutSignalSync	rw	0x00	Timeout interrupt is generated TimeoutSignalSync*16*T <sub>bit</sub> after the Rx mode is programmed, if SyncAddress doesn't occur 0x00: TimeoutSignalSync is disabled

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegRxDelay (0x23)	7-0	InterPacketRxDelay	rw	0x00	Additional delay befopre an automatic receiver restart is launched: Delay = InterPacketRxDelay*4*Tbit
			RC Os	cillator r	egisters
RegOsc	7-4	unused	r	-	unused
(0x24)	3	RcCalStart	rwp	0x00	Triggers the calibration of the RC oscillator when set. Always reads 0. RC calibration must be triggered in Standby mode.
	2-0	ClkOut	rw	0x05	Selects CLKOUT frequency: $000 \rightarrow FXOSC$ $001 \rightarrow FXOSC / 2$ $010 \rightarrow FXOSC / 4$ $011 \rightarrow FXOSC / 8$ $100 \rightarrow FXOSC / 16$ $101 \rightarrow FXOSC / 32$ $110 \rightarrow RC$ (automatically enabled) $111 \rightarrow OFF$
		F	Packet F	landling	registers
RegPreambleMsb (0x25)	7-0	PreambleSize(15:8)	rw	0x00	Size of the preamble to be sent (from <i>TxStartCondition</i> fulfilled). (MSB byte)
RegPreambleLsb (0x26)	7-0	PreambleSize(7:0)	rw	0x03	Size of the preamble to be sent (from <i>TxStartCondition</i> fulfilled). (LSB byte)
RegSyncConfig (0x27)	7-6	AutoRestartRxMode	rw	0x02	Controls the automatic restart of the receiver after the reception of a valid packet (PayloadReady or CrcOk): $00 \rightarrow \text{Off}$ $01 \rightarrow \text{On}$ , without waiting for the PLL to re-lock $10 \rightarrow \text{On}$ , wait for the PLL to lock (frequency changed) $11 \rightarrow \text{reserved}$
	5	PreamblePolarity	rw	0x00	Sets the polarity of the Preamble $0 \rightarrow 0xAA$ (default) $1 \rightarrow 0x55$
	4	SyncOn	rw	0x01	Enables the Sync word generation and detection: $0 \rightarrow \text{Off}$ $1 \rightarrow \text{On}$
	3	FifoFillCondition	rw	0x00	FIFO filling condition:  0 → if <i>SyncAddress</i> interrupt occurs  1 → as long as <i>FifoFillCondition</i> is set
	2-0	SyncSize	rw	0x03	Size of the Sync word: (SyncSize + 1) bytes, (SyncSize) bytes if ioHomeOn=1
RegSyncValue1 (0x28)	7-0	SyncValue(63:56)	rw	0x55	1 <sup>st</sup> byte of Sync word. (MSB byte) Used if <i>SyncOn</i> is set.
RegSyncValue2 (0x29)	7-0	SyncValue(55:48)	rw	0x55	2 <sup>nd</sup> byte of Sync word Used if <i>SyncOn</i> is set and <i>(SyncSize +1)</i> >= 2.

0x55

 $3^{rd}$  byte of Sync word. Used if SyncOn is set and (SyncSize +1) >= 3.

Page 7

rw

RegSyncValue3 (0x2a) 7-0

SyncValue(47:40)

Name				D. C. II	
(Address)	Bits	Variable Name	Mode	Default value	Description
RegSyncValue4 (0x2b)	7-0	SyncValue(39:32)	rw	0x55	$4^{th}$ byte of Sync word. Used if $SyncOn$ is set and $(SyncSize +1) >= 4$ .
RegSyncValue5 (0x2c)	7-0	SyncValue(31:24)	rw	0x55	$5^{th}$ byte of Sync word. Used if $SyncOn$ is set and $(SyncSize +1) >= 5$ .
RegSyncValue6 (0x2d)	7-0	SyncValue(23:16)	rw	0x55	$6^{th}$ byte of Sync word. Used if $SyncOn$ is set and $(SyncSize +1) >= 6$ .
RegSyncValue7 (0x2e)	7-0	SyncValue(15:8)	rw	0x55	$7^{\text{th}}$ byte of Sync word. Used if $SyncOn$ is set and $(SyncSize +1) >= 7$ .
RegSyncValue8 (0x2f)	7-0	SyncValue(7:0)	rw	0x55	$8^{th}$ byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize +1)</i> = 8.
RegPacketConfig1 (0x30)	7	PacketFormat	rw	0x01	Defines the packet format used: 0 → Fixed length 1 → Variable length
	6-5	DcFree	rw	0x00	Defines DC-free encoding/decoding performed:  00 → None (Off)  01 → Manchester  10 → Whitening  11 → reserved
	4	CrcOn	rw	0x01	Enables CRC calculation/check (Tx/Rx): $0 \rightarrow Off$ $1 \rightarrow On$
	3	CrcAutoClearOff	rw	0x00	Defines the behavior of the packet handler when CRC check fails:  0 → Clear FIFO and restart new packet reception. No PayloadReady interrupt issued.  1 → Do not clear FIFO. PayloadReady interrupt issued.
	2-1	AddressFiltering	rw	0x00	Defines address based filtering in Rx:  00 → None (Off)  01 → Address field must match <i>NodeAddress</i> 10 → Address field must match <i>NodeAddress</i> or   BroadcastAddress  11 → reserved
	0	CrcWhiteningType	rw	0x00	Selects the CRC and whitening algorithms:  0 → CCITT CRC implementation with standard whitening  1 → IBM CRC implementation with alternate whitening

Name (Address)	Bits	Variable Name	Mode	Default value	Description	
RegPacketConfig2	7	unused	r	-	unused	
(0x31)	6	DataMode	rw	0x01	Data processing mode: 0 → Continuous mode 1 → Packet mode	
	5	IoHomeOn	rw	0x00	Enables the ioHomeControl compatibility mode $0 \rightarrow \text{Disabled}$ $1 \rightarrow \text{ioHome enabled}$	
	4	IoHomePowerFrame	rw	0x00	reserved - Linked to ioHomeControl compatibility mode	
	3	BeaconOn	rw	0x00	Enables the Beacon mode in Fixed packet format	
	2-0	PayloadLength(10:8)	rw	0x00	Packet Length Most significant bits	
RegPayloadLength (0x32)	7-0	PayloadLength(7:0)	rw	0x40	If PacketFormat = 0 (fixed), payload length. If PacketFormat = 1 (variable), max length in Rx, not used in Tx.	
RegNodeAdrs (0x33)	7-0	NodeAddress	rw	0x00	Node address used in address filtering.	
RegBroadcastAdrs (0x34)	7-0	BroadcastAddress	rw	0x00	Broadcast address used in address filtering.	
RegFifoThresh (0x35)	7	TxStartCondition	rw	0x00	Defines the condition to start packet transmission : $0 \rightarrow FifoLevel$ (i.e. the number of bytes in the FIFO exceeds FifoThreshold) $1 \rightarrow FifoEmpty\ goes\ low$ (i.e. at least one byte in the FIFO)	
	6	unused	r	-	unused	
	5-0	FifoThreshold	rw	0x0f	Used to trigger <i>FifoLevel</i> interrupt, when: nbr of bytes in FIFO >= FifoThreshold + 1	
			Seque	encer re	gisters	

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegSeqConfig1 (0x36)	7	SequencerStart	t	0x00	Controls the top level Sequencer When set to '1', executes the "Start" transition.

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegSeqConfig1 (0x36)	7	SequencerStart	t	0x00	Controls the top level Sequencer When set to '1', executes the "Start" transition. The sequencer can only be enabled when the chip is in Sleep or Standby mode.
	6	SequencerStop	t	0x00	Forces the Sequencer to go to Idle state Always reads '0'
	5	SequencerLowPowerMode	rw	0x00	Selects chip mode in LowPower state: 0: Stdby mode 1: Sleep mode
	4-3	SequencerTransitionFromI dle	rw	0x00	Control state-machine transition from the Idle state: 00: to LowPower or Idle state on a SequencerStart command, depending on SequencerLowPowerState 01: to Receive state on a SequencerStart command 10: to Transmit state on a SequencerStart command 11: to WaitForFifo on a SequencerStart command
	2	SequencerLowPowerState	rw	0x00	Defines the low power state of the Sequencer, reached at the end of any action (transmission, reception, etc) 0: to Idle state 1: to LowPower state
	1	SequencerTransitionFromL owPower	rw	0x00	Control the Sequencer transition from the LowPower state: 0: to Transmit state on a Timer 1 interrupt 1: to Receive state on a Timer 1 interrupt
	0	SequencerTransitionFromT ransmit	rw	0x00	Control the Sequencer transition from the Transmit state: 0: to LowPower or Idle state on a PacketSent interrupt, depending on SequencerLowPowerState 1: to Receive state on a PacketSent interrupt

Nome					
Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegSeqConfig2 (0x37)	7-5	SequencerTransitionFrom Receive	rw	0x00	Control the Sequencer transition from the Receive state 000 and 111: unused 001: to PacketReceived state on a PayloadReady interrupt 010: to LowPower or Idle state on a PayloadReady interrupt, depending on SequencerLowPowerState 011: to PacketReceived state on a CrcOk interrupt. If the CRC is disabled the PayloadReady interrupt, firing when enough bytes are received, will drive the Sequencer to the PacketReceived state, too. 100: to Idle state on a Rssi interrupt 101: to Idle state on a SyncAddress interrupt 110: to Idle state on a PreambleDetect interrupt Irrespective of this setting, transition to LowPower or Idle state on a Timer2 interrupt, depending on SequencerLowPowerState
	4-3	SequencerTransitionFrom RxTimeout	rw	0x00	Control the state-machine transition from the Receive state on a RxTimeout interrupt (and on PayloadReady if SequencerTransitionFromReceive = 011): 00: to ReceiveRestart 01: to Transmit 10: to LowPower or Idle state, depending on SequencerLowPowerState 11: to Idle state
	2-0	SequencerTransitionFrom PacketReceived	rw	0x00	Control the state-machine transition from the PacketReceived state: 000: to Idle state 001: to Transmit on a FifoEmpty interrupt 010: to LowPower or Idle state on FifoEmpty, depending on SequencerLowPowerState 011: to Receive via FS mode, if frequency was changed 100: to Receive state (no frequency change)
RegTimerResol	7-4	unused	r	-	unused
(0x38)	3-2	Timer1Resolution	rw	0x00	Resolution of Timer 1 00: Timer1 disabled 01: 64 us 10: 4.1 ms 11: 262 ms
	1-0	Timer2Resolution	rw	0x00	Resolution of Timer 2 00: Timer2 disabled 01: 64 us 10: 4.1 ms 11: 262 ms
RegTimer1Coef (0x39)	7-0	Timer1Coefficient	rw	0xf5	Multiplying coefficient for Timer 1
RegTimer2Coef (0x3a)	7-0	Timer2Coefficient	rw	0x20	Multiplying coefficient for Timer 2
			Serv	ices reg	isters

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegImageCal (0x3b)	7	AutoImageCalOn	rw	0x01	Controls the Image calibration mechanism $0 \rightarrow$ Calibration of the receiver depending on the temperature is disabled $1 \rightarrow$ Calibration of the receiver depending on the temperature enabled.
	6	ImageCalStart	wp	-	Triggers the IQ and RSSI calibration when set.
	5	ImageCalRunning	r	0x00	Set to 1 while the Image and RSSI calibration are running. Toggles back to 0 when the process is completed
	4	unused	r	-	unused
	3	TempChange	r	0x00	IRQ flag witnessing a temperature change exceeding TempThreshold since the last Image and RSSI calibration: 0 → Temperature change lower than TempThreshold 1 → Temperature change greater than TempThreshold
	2-1	TempThreshold	rw	0x01	Temperature change threshold to trigger a new I/Q calibration $00 \to 5$ °C $01 \to 10$ °C $10 \to 15$ °C $11 \to 20$ °C
	0	TempMonitorOff	rw	0x00	Controls the temperature monitor operation:  0 → Temperature monitoring done in all modes except Sleep and Standby  1 → Temperature monitoring stopped.
RegTemp (0x3c)	7-0	TempValue	r	-	Measured temperature -1°C per Lsb Needs calibration for absolute accuracy
RegLowBat	7-4	unused	r	-	unused
(0x3d)	3	LowBatOn	rw	0x00	Low Battery detector enable signal 0 → LowBat detector disabled 1 → LowBat detector enabled
	2-0	LowBatTrim	rw	0x02	Trimming of the LowBat threshold: $000 \rightarrow 1.695 \text{ V}$ $001 \rightarrow 1.764 \text{ V}$ $010 \rightarrow 1.835 \text{ V}$ (d) $011 \rightarrow 1.905 \text{ V}$ $100 \rightarrow 1.976 \text{ V}$ $101 \rightarrow 2.045 \text{ V}$ $111 \rightarrow 2.116 \text{ V}$ $111 \rightarrow 2.185 \text{ V}$
			Sta	tus regis	111 → 2.185 V

Nama					
Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegIrqFlags1 (0x3e)	7	ModeReady	r	-	Set when the operation mode requested in <i>Mode</i> , is ready - Sleep: Entering Sleep mode - Standby: XO is running - FS: PLL is locked - Rx: RSSI sampling starts - Tx: PA ramp-up completed Cleared when changing the operating mode.
	6	RxReady	r	-	Set in Rx mode, after RSSI, AGC and AFC. Cleared when leaving Rx.
	5	TxReady	r	-	Set in Tx mode, after PA ramp-up. Cleared when leaving Tx.
	4	PIILock	r	-	Set (in FS, Rx or Tx) when the PLL is locked. Cleared when it is not.
	3	Rssi	rwp	-	Set in Rx when the RssiValue exceeds RssiThreshold. Cleared when leaving Rx or setting this bit to 1.
	2	Timeout	r	-	Set when a timeout occurs Cleared when leaving Rx or FIFO is emptied.
	1	PreambleDetect	rwp	-	Set when the Preamble Detector has found valid Preamble. bit clear when set to 1
	0	SyncAddressMatch	rwp	-	Set when Sync and Address (if enabled) are detected. Cleared when leaving Rx or FIFO is emptied. This bit is read only in Packet mode, rwc in Continuous mode
ReglrqFlags2	7	FifoFull	r	-	Set when FIFO is full (i.e. contains 66 bytes), else cleared.
(0x3f)	6	FifoEmpty	r	-	Set when FIFO is empty, and cleared when there is at least 1 byte in the FIFO.
	5	FifoLevel	r	-	Set when the number of bytes in the FIFO strictly exceeds FifoThreshold, else cleared.
	4	FifoOverrun	rwp	-	Set when FIFO overrun occurs. (except in Sleep mode) Flag(s) and FIFO are cleared when this bit is set. The FIFO then becomes immediately available for the next transmission / reception.
	3	PacketSent	r	-	Set in Tx when the complete packet has been sent. Cleared when exiting Tx
	2	PayloadReady	r	-	Set in Rx when the payload is ready (i.e. last byte received and CRC, if enabled and <i>CrcAutoClearOff</i> is cleared, is Ok). Cleared when FIFO is empty.
	1	CrcOk	r	-	Set in Rx when the CRC of the payload is Ok. Cleared when FIFO is empty.
	0	LowBat	rwp	-	Set when the battery voltage drops below the Low Battery threshold. Cleared only when set to 1 by the user.
			IO cc	ntrol re	gisters

_	 _	•	_	v	~

Name (Address)	Bits	Variable Name	Mode	Default value	Description
RegDioMapping1	7-6	Dio0Mapping	rw	0x00	
(0x40)	5-4	Dio1Mapping	rw	0x00	Mapping of pins DIO0 to DIO5
	3-2	Dio2Mapping	rw	0x00	
	1-0	Dio3Mapping	rw	0x00	See Table 26 for mapping in Continuous mode See Table 27 for mapping in Packet mode
RegDioMapping2	7-6	Dio4Mapping	rw	0x00	
(0x41)	5-4	Dio5Mapping	rw	0x00	
	3-1	reserved	rw	0x00	reserved. Retain default value
	0	MapPreambleDetect	rw	0x00	Allows the mapping of either Rssi Or PreambleDetect to the DIO pins, as summarized on Table 26 and Table 27 0 → Rssi interrupt 1 → PreambleDetect interrupt
			Ver	sion reg	jister
RegVersion (0x42)	7-0	Version	r	0x21	Version code of the chip. Bits 7-4 give the full revision number; bits 3-0 give the metal mask revision number.
			Addit	ional re	gisters
RegAgcRef	7-6	unused	r	-	unused
(0x43)	5-0	AgcReferenceLevel	rw	0x13	Sets the floor reference for all AGC thresholds
RegAgcThresh1	7-5	unused	r	-	unused
(0x44)	4-0	AgcStep1	rw	0x0e	Defines the 1st AGC Threshold
RegAgcThresh2	7-4	AgcStep2	rw	0x05	Defines the 2nd AGC Threshold:
(0x45)	3-0	AgcStep3	rw	0x0b	Defines the 3rd AGC Threshold:
RegAgcThresh3	7-4	AgcStep4	rw	0x0d	Defines the 4th AGC Threshold:
(0x46)	3-0	AgcStep5	rw	0x0b	Defines the 5th AGC Threshold:
RegTcxo	7-5	reserved	rw	0x00	reserved. Retain default value
(0x58)	4	TcxoInputOn	rw	0x00	Controls the crystal oscillator 0 → Crystal Oscillator with external Crystal 1 → External clipped sine TCXO AC-connected to XTA pin
	3-0	reserved	rw	0x09	Reserved. Retain default value.
RegPaDac	7-3	reserved	rw	0x10	reserved. Retain default value
(0x5a)	2-0	PaDac	rw	0x04	Enables the +20dBm option on PA_BOOST pin $0x04 \rightarrow Default \ value$ $0x07 \rightarrow +20dBm \ on \ PA_BOOST \ when \ OutputPower=1111$
RegPII (0x5c)	7-6	PllBandwidth	rw	0x03	Controls the PLL bandwidth: $00 \rightarrow 75 \text{ kHz} \qquad 10 \rightarrow 225 \text{ kHz} \\ 01 \rightarrow 150 \text{ kHz} \qquad 11 \rightarrow 300 \text{ kHz}$
	5-0	reserved	rw	0x10	reserved. Retain default value

Name (Address)	Bits	Variable Name	Mode	Default value	Description		
RegPllLowPn (0x5e)	7-6	PIIBandwidth	rw	0x03	Controls the Low Phase Noise PLL bandwidth: $00 \rightarrow 75 \text{ kHz}$ $10 \rightarrow 225 \text{ kHz}$ $01 \rightarrow 150 \text{ kHz}$ $11 \rightarrow 300 \text{ kHz}$		
	5-0	reserved	rw	0x10	reserved. Retain default value		
RegFormerTemp (0x6c)	7-0	FormerTemp	rwx	-	Temprature saved during the latest IQ (RSSI and Image) calibrated. Same format as TempValue in RegTemp.		
RegBitrateFrac	7-4	unused	r	0x00	unused		
(0x70)	3-0	BitRateFrac	rw	0x00	Fractional part of the bit rate divider (Only valid for FSK)  If BitRateFrac> 0 then: $BitRate = \frac{FXOSC}{BitRate(15.0) + \frac{BitrateFrac}{16}}$		

## 7. Application Information

## 7.1. Crystal Resonator Specification

Table 31 shows the crystal resonator specification for the crystal reference oscillator circuit of the RFM66. This specification covers the full range of operation of the RFM66 and is employed in the reference design.

Table 31 Crystal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
FXOSC	XTAL Frequency		-	32	-	MHz
RS	XTAL Serial Resistance		-	30	140	ohms
C0	XTAL Shunt Capacitance		-	2.8	7	pF
CFOOT	External Foot Capacitance	On each pin XTA and XTB	8	15	22	pF
CLOAD	Crystal Load Capacitance		6	-	12	pF

Notes - the initial frequency tolerance, temperature stability and ageing performance should be chosen in accordance with the target operating temperature range and the receiver bandwidth selected.

- the loading capacitance should be applied externally, and adapted to the actual Cload specification of the XTAL.

### 7.2. Reset of the Chip

A power-on reset of the RFM66 is triggered at power up. Additionally, a manual reset can be issued by controlling pin 6.

#### 7.2.1. POR

If the application requires the disconnection of VDD from the RFM66, despite of the extremely low Sleep Mode current, the user should wait for 10 ms from of the end of the POR cycle before commencing communications over the SPI bus. Pin 6 (Reset) should be left floating during the POR sequence.





Figure 37. POR Timing Diagram

Please note that any CLKOUT activity can also be used to detect that the chip is ready.

#### 7.2.2. Manual Reset

A manual reset of the RFM66 is possible even for applications in which VDD cannot be physically disconnected. Pin 6 should be pulled high for a hundred microseconds, and then released. The user should then wait for 5 ms before using the chip.





(input)

Figure 38. Manual Reset Timing Diagram

Note whilst pin 6 is driven high, an over current consumption of up to ten milliamps can be seen on VDD.

## 7.3. Reference Designs

Please contact your representative for evaluation tools, reference designs and design assistance. Note that all schematics shown in this section are full schematics, listing ALL required components, including decoupling capacitors.





Figure 41:+20dBm Schematic

## 7.4. Example CRC Calculation

The following routine(s) may be implemented to mimic the CRC calculation of the RFM66:





```
E Temperature.c
          * Reads the raw temperature
         S8 RadioGetRawTemp( void )
  6
  8
             \cdot S8 \cdot temp \cdot = \cdot 0;
  9
             ·U8·regValue·=·0;
 10
 11
          ···regValue = RadioRead( · 0x3C ·);
 12
          ···//-2's-complements-conversion
 13
 14
            temp = regValue & 0x7F;
 15
             if( ( regValue & 0x80 ) = 0x80 )
 16
 17
                  temp • *= • -1;
 18
             4
 19
             return temp;
 20
 21
 22
         * Computes the temperature compensation factor
 24
         * \param [IN] actualTemp Actual temperature measured by an external device
         * * \mathbf{\cdot } \mathbf{retval} \cdot \mathtt{compensation} \\ \texttt{Factor} \cdot \mathtt{Computed} \cdot \mathtt{compensation} \cdot \mathtt{factor}
 25
 27
       S8 RadioCalibrateTemp( S8 actualTemp )
      □{
 28
             return actualTemp - RadioGetRawTemp();
 30
 31
         * Gets the actual compensated temperature
 33
         \textbf{.*} \cdot \textbf{Aparam} \cdot [\texttt{IN}] \cdot \texttt{compensationFactor} \cdot \texttt{Return} \cdot \texttt{value} \cdot \texttt{of} \cdot \texttt{the} \cdot \texttt{calibration} \cdot \texttt{function}
 34
 35
         * \retval New compensated temperature value
 36
      S8 RadioGetTemp( S8 compensationFactor)
 37
      □{
 39
             return RadioGetRawTemp( ) + compensationFactor;
 40
 41
 42
        ·*·Usage·example
 43
 44
 45
        void main( void )
 46
 47
             S8 temp;
 48
             S8 actualTemp = 0;
 49
             S8 compensationFactor = 0;
 50
 51
             ·// Ask user for the temperature during calibration
 52
             actualTemp = AskUserTemperature( );
 53
             compensationFactor = RadioCalibrateTemp( actualTemp );
 54
 55
             while( True )
             -{
 57
                  temp = RadioGetTemp( compensationFactor );
 58
```

Figure 44. Example Temperature Reading



# 8. Packaging Information

# 8.1. Package Outline Drawing





Figure 42. S 2 Package Outline Drawing



# 9. Ordering Information



P/N: RFM66-868S2

RFM66 module at 868MHz band, SMD Package

P/N: RFM66-915S2

RFM66 module at 915MHz band, SMD Package

#### HOPE MICROELECTRONICS CO.,LTD

Add: 2/F, Building 3, Pingshan Private Enterprise Science and Technology Park, Lishan Road, XiLi Town, Nanshan District, Shenzhen, Guangdong, China

Tel: 86-755-82973805

Fax: 86-755-82973550

Email: sales@hoperf.com

<a href="http://www.hoperf.com">http://www.hoperf.com</a>

<a href="http://www.hoperf.com">http://www.hoperf.com</a>

This document may contain preliminary information and is subject to change by Hope Microelectronics without notice. Hope Microelectronics assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Hope Microelectronics or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in the direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MECHANTABILITY OR FITNESS FOR A ARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

©2006, HOPE MICROELECTRONICS CO.,LTD. All rights reserved.