



AUTOMOTIVE MOSFET

IRL1404ZPbF
IRL1404ZSPbF
IRL1404ZLPbF

HEXFET® Power MOSFET

	$V_{DSS} = 40V$ $R_{DS(on)} = 3.1m\Omega$ $I_D = 75A$
--	---



G	D	S
Gate	Drain	Source

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	180	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	130	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package Limited)	75	
I_{DM}	Pulsed Drain Current ①	790	
$P_D @ T_C = 25^\circ C$	Power Dissipation	200	W
	Linear Derating Factor	1.3	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
$E_{AS} \text{ (Thermally limited)}$	Single Pulse Avalanche Energy ②	190	mJ
$E_{AS} \text{ (Tested)}$	Single Pulse Avalanche Energy Tested Value ⑥	490	
I_{AR}	Avalanche Current ①	See Fig.12a, 12b, 15, 16	
E_{AR}	Repetitive Avalanche Energy ⑤	mJ	
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting Torque, 6-32 or M3 screw	300 (1.6mm from case)	
		10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.75 ⑨	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface ⑦	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient ⑦	—	62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑧	—	40	

IRL1404Z/S/LPbF

International
Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	40	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.034	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	2.5	3.1	m Ω	$V_{\text{GS}} = 10\text{V}, I_D = 75\text{A}$ ③
		—	—	4.7		$V_{\text{GS}} = 5.0\text{V}, I_D = 40\text{A}$ ③
		—	—	5.9		$V_{\text{GS}} = 4.5\text{V}, I_D = 40\text{A}$ ③
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.4	—	2.7	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	120	—	—	S	$V_{\text{DS}} = 10\text{V}, I_D = 75\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{\text{GS}} = -16\text{V}$
Q_g	Total Gate Charge	—	75	110	nC	$I_D = 75\text{A}$
Q_{gs}	Gate-to-Source Charge	—	28	—		$V_{\text{DS}} = 32\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	40	—		$V_{\text{GS}} = 5.0\text{V}$ ③
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	19	—	ns	$V_{\text{DD}} = 20\text{V}$
t_r	Rise Time	—	180	—		$I_D = 75\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	30	—		$R_G = 4.0\Omega$
t_f	Fall Time	—	49	—		$V_{\text{GS}} = 5.0\text{V}$ ③
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	5080	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	970	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	570	—		$f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	3310	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	870	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 32\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance	—	1280	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 32\text{V}$ ④

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	180	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	720		
V_{SD}	Diode Forward Voltage	—	—	1.3		$T_J = 25^\circ\text{C}, I_S = 75\text{A}, V_{\text{GS}} = 0\text{V}$ ③
t_{rr}	Reverse Recovery Time	—	26	39	ns	$T_J = 25^\circ\text{C}, I_F = 75\text{A}, V_{\text{DD}} = 20\text{V}$
Q_{rr}	Reverse Recovery Charge	—	18	27	nC	$\text{di/dt} = 100\text{A}/\mu\text{s}$ ③
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Limited by $T_{J\text{max}}$, starting $T_J = 25^\circ\text{C}$, $L = 0.066\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 75\text{A}$, $V_{\text{GS}} = 10\text{V}$. Part not recommended for use above this value.
- ③ Pulse width $\leq 1.0\text{ms}$; duty cycle $\leq 2\%$.
- ④ $C_{\text{oss eff.}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑤ Limited by $T_{J\text{max}}$, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- ⑥ This value determined from sample failure population. 100% tested to this value in production.
- ⑦ This is only applied to TO-220AB package.
- ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑨ TO-220 device will have an R_{th} value of $0.65^\circ\text{C}/\text{W}$.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Typical Forward Transconductance vs. Drain Current

IRL1404Z/S/LPbF

International
Rectifier




Fig 5. Typical Capacitance vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs.
Case Temperature




Fig 10. Normalized On-Resistance
vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRL1404Z/S/LPbF

International
Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit
6




Fig 14. Threshold Voltage vs. Temperature
www.irf.com




Fig 15. Typical Avalanche Current vs.Pulsewidth




Fig 16. Maximum Avalanche Energy
vs. Temperature

www.irf.com

**Notes on Repetitive Avalanche Curves , Figures 15, 16:
(For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
 6. I_{av} = Allowable avalanche current.
 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
- t_{av} = Average time in avalanche.
D = Duty cycle in avalanche = t_{av} · f
Z_{thJC}(D, t_{av}) = Transient thermal resistance, see figure 11)

$$P_{D \text{ (ave)}} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS \text{ (AR)}} = P_{D \text{ (ave)}} \cdot t_{av}$$

IRL1404Z/S/LPbF

International
Rectifier




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5.- DIMENSION b1, b2 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,E1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	3.56	.483	.140 .190
A1	0.51	1.40	.020 .055
A2	2.03	2.92	.080 .115
b	0.38	1.01	.015 .040
b1	0.38	0.97	.015 .038
b2	1.14	1.78	.045 .070
b3	1.14	1.73	.045 .068
c	0.36	0.61	.014 .024
c1	0.36	0.56	.014 .022
D	14.22	16.51	.560 .650
D1	8.38	9.02	.330 .355
D2	11.68	12.88	.460 .507
E	9.65	10.67	.380 .420
E1	6.86	8.89	.270 .350
E2	—	0.76	— .030
e	2.54 BSC	100 BSC	
e1	5.08 BSC	200 BSC	
H1	5.84	6.86	.230 .270
L	12.70	14.73	.500 .580
L1	—	6.35	— .250
gP	3.54	4.08	.139 .161
Q	2.54	3.42	.100 .135

LEAD ASSIGNMENTS

HEXFET

1 - GATE

2 - DRAIN

3 - SOURCE

IGBTs, C-PACK

1 - GATE

2 - COLLECTOR

3 - Emitter

DIODES

1 - ANODE /OPEN


2 - CATHODE

3 - ANODE

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 2000
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"




IRL1404Z/S/LPbF


International
Rectifier

D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 (.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
 5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
 6. DATUM A & B TO D DETERMINED AT DATUM PLANE H.
 7. CONTROLLING DIMENSION: INCH.
 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.



S Y M B O L	DIMENSIONS		N O T E S
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	4.06	.160	.190
A1	0.00	.0254	.010
b	0.51	.0199	.020
b1	0.51	.0199	.020
b2	1.14	.045	.070
b3	1.14	.045	.068
c	0.38	.015	.029
c1	0.38	.015	.023
c2	1.14	.045	.065
D	8.38	.330	.380
D1	6.86	—	.270
E	9.65	.380	.420
E1	6.22	—	.245
e	2.54 BSC	.100 BSC	
H	14.61	.575	.625
L	1.78	.070	.110
L1	—	.165	—
L2	1.27	.178	.070
L3	0.25 BSC	.010 BSC	
L4	4.78	.188	.208

LEAD ASSIGNMENTS

HEXFET
 1. - GATE
 2, 4. - DRAIN
 3. - SOURCE

IGBTs, CoPACK
 1. - GATE
 2, 4. - COLLECTOR
 3. - Emitter


DIODES
 1. - ANODE *
 2, 4. - CATHODE
 3. - ANODE

* PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
 LOT CODE 8024
 ASSEMBLED ON WW 02, 2000
 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position
 indicates "Lead - Free"




OR



International
IR Rectifier

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
A	MIN. 4.06	MAX. 4.83	
A1	2.03	.302	.080,.119
b	0.51	0.99	.020,.039
b1	0.51	0.89	.020,.035
b2	1.14	1.78	.045,.070
b3	1.14	1.73	.045,.068
c	0.38	0.74	.015,.029
c1	0.38	0.58	.015,.023
c2	1.14	1.65	.045,.065
D	8.38	9.65	.330,.380
D1	6.86	—	.270,—
E	9.65	10.67	.380,.420
E1	6.22	—	.245
e	2.54	BSC	.100 BSC
L	13.46	14.10	.530,.555
L1	—	1.65	—,.065
L2	3.56	3.71	.140,.146

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


IGBTs, CgPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR


TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



OR




IRL1404Z/S/LPbF

International
IR Rectifier

D²Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)



TO-220AB packages are not recommended for Surface Mount Application.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Automotive [Q101] market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 05/06

www.irf.com

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>